Second Edition

# Electronics and Communications for Scientists and Engineers

Martin Plonus





# Electronics and Communications for Scientists and Engineers



# Electronics and Communications for Scientists and Engineers

Second Edition

Martin Plonus



Butterworth-Heinemann An imprint of Elsevier

Butterworth-Heinemann is an imprint of Elsevier The Boulevard, Langford Lane, Kidlington, Oxford OX5 1GB, United Kingdom 50 Hampshire Street, 5th Floor, Cambridge, MA 02139, United States

© 2020 Elsevier Inc. All rights reserved.

No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, recording, or any information storage and retrieval system, without permission in writing from the publisher. Details on how to seek permission, further information about the Publisher's permissions policies and our arrangements with organizations such as the Copyright Clearance Center and the Copyright Licensing Agency, can be found at our website: www.elsevier.com/permissions.

This book and the individual contributions contained in it are protected under copyright by the Publisher (other than as may be noted herein).

#### Notices

Knowledge and best practice in this field are constantly changing. As new research and experience broaden our understanding, changes in research methods, professional practices, or medical treatment may become necessary.

Practitioners and researchers must always rely on their own experience and knowledge in evaluating and using any information, methods, compounds, or experiments described herein. In using such information or methods they should be mindful of their own safety and the safety of others, including parties for whom they have a professional responsibility.

To the fullest extent of the law, neither the Publisher nor the authors, contributors, or editors, assume any liability for any injury and/or damage to persons or property as a matter of products liability, negligence or otherwise, or from any use or operation of any methods, products, instructions, or ideas contained in the material herein.

#### Library of Congress Cataloging-in-Publication Data

A catalog record for this book is available from the Library of Congress

#### British Library Cataloguing-in-Publication Data

A catalogue record for this book is available from the British Library

ISBN: 978-0-12-817008-3

For information on all Butterworth-Heinemann publications visit our website at https://www.elsevier.com/books-and-journals

Publisher: Katey Birtcher Editorial Project Manager: Susan Ikeda Acquisition Editor: Katey Birtcher Production Project Manager: James Selvam Cover Designer: Christian J. Bilbow

Typeset by SPi Global, India



to grow libraries in

www.elsevier.com • www.bookaid.org



# Preface

# Focus of the book

Although the audience for this book is the same as that for broad-based electrical engineering texts, this book differs in length, structure, and emphasis. Whereas the traditional texts for nonelectrical engineering cover circuits and electronics and then treat electrical machinery, we believe that it is more important for today's students to be knowledgeable in digital technology than in electrical machinery. After developing circuits and analog electronics in the early chapters of this text, we continue with digital electronics and conclude with chapters on the digital computer and on digital communications—chapters that are normally not included in books for non-EEs.

The text is intended for students who need to understand modern electronics and communication. Much of the material in the book is developed from the first principles, so previous courses on circuits, for example, are not required; only freshman math and physics courses, and the elementary treatment of circuits that freshman physics provides, are expected. The emphasis throughout the book is on applications and on understanding the underlying principles. For example, Chapter 8 is presented from the perspective of a user who needs to understand the various subsystems of a computer, including the relationship of hardware and software such as operating systems and application programs. Expertise in designing computers is thus left to more advanced courses. Similarly, Chapter 9 on digital communication is sufficiently detailed to present the information sampling and pulse code modulation necessary for an understanding of such diverse subjects as digital signal processing, the audio CD, and the Internet. More advanced topics are left to specialized communication texts.

Presenting and teaching circuits, electronics, and digital communications from a single textbook can be an advantage if nonmajors are limited to a single EE course, which seems to be the trend at many schools.

## Motivation for the book

Electrical engineering began in the power industry, rapidly progressed to electronics and communications, and then entered the computer age in the 1960s. Today, electrical and electronic devices, analog and digital, form the backbone of such diverse fields as computer engineering, biomedical engineering, and optical engineering, as well as financial

markets and the Internet. For example, the electronics in a modern aircraft constitute about 50% of the total cost.

This text is an outgrowth of lecture notes for a one-term course titled Applications of Electronic Devices that is offered, on an elective basis, to non-electrical-engineering students. It provides a sufficiently deep understanding of this subject for students to interact intelligently with other engineers. The goal is not so much to teach design as to present basic material in sufficient depth so that students can appreciate and understand the application chapters on operational amplifiers, the digital computer, and digital communication networks. A suitable textbook for such a course did not exist. Typical electronics texts omit circuits and communications and are too detailed. On the other hand, texts on electrical engineering for non-EEs are very broad, with material on machinery and power engineering that is not relevant to electronics and communication. In addition, the breadth of these texts, when used in a one-term course, often forces the omission of certain sections, making the flow of the presentation choppy. Finally, encyclopedic books that are useful as references for designing circuits are much too advanced for nonmajors. What is needed is a text brief enough for a one-term course that begins with chapters on AC and DC circuits, then progresses to analog and digital electronics, and concludes with application chapters on contemporary subjects such as digital computers and digital communication networks-demonstrating the importance as well as the underlying basis of electronics in modern technology. These views were used as guidelines for writing this text.

# Organization of the book

The book has three basic parts: circuits, electronics, and communications. Because electronics is basically the combination of circuit elements *R*, *L*, and *C* and active elements such as a transistor, we begin the book with a study of circuits. DC circuits are presented first because they are simpler but still permit the development of general principles such as Thevenin's theorem, maximum power transfer, and "matching." Resistors, defined by Ohm's law, are shown to be energy conversion elements, and capacitors and inductors are energy storage elements. The distinction between ideal and practical sources is stressed before loop equations are introduced as a method for solving for currents and voltages anywhere in a circuit. AC circuits are considered in Chapter 2, where we first learn that in a circuit, currents and voltages can change significantly with changes in the frequency of the applied source. Resonance, band-pass action, and bandwidth are a consequence. Average power, effective values of AC or of any periodic waveform, transformers, and impedance matching complete the chapter. These two chapters provide the basic understanding of DC and AC circuits, of transient analyses, and of frequency response and in that sense serve as a foundation for the remainder of the book.

In Chapter 3 we add a new element, a diode, to a circuit. Omitting lengthy theory, we simply define a diode as a fast on–off switch which in combination with *RLC* elements

makes possible clippers, clampers, voltage regulators, SCRs, etc. However, we emphasize its use in power supplies that change AC to DC. As DC powers most electronic equipment, a power supply is an important component in computers, TVs, etc. A simple power supply consisting of a rectifier and capacitor filter is designed. This simple design nevertheless gives the student an appreciation of the concept, even though modern power supplies can be quite complicated circuits.

In Chapter 4 we begin the study of electronics with the underlying physics of the *pn* junction, which can explain diode and transistor action for students who are baffled by these seemingly mystical devices. Equally baffling is the transistor's ability to amplify, which we approach by first considering a graphical analysis of an amplifier circuit. The notion of a load line imposed by the external circuit to a transistor and drawn on the transistor characteristic graphs seems to be acceptable to the student and is then easily extended to explain amplifier action. The load line and *Q*-point also help to explain DC biasing, which is needed for proper operation of an amplifier. Only then is the student comfortable with the mathematical models for small-signal amplifiers. After frequency response, square wave testing, and power amplifiers, we are ready to consider a complete system. As an example we dissect an AM radio receiver and see how the parts serve the system as a whole, noting that the electronics of most AM receivers these days come as integrated chips allowing no division into parts. Chapters 3, 4, and 5 cover analog electronics, and large parts of these chapters could be omitted if the choice is made to deemphasize analog and devote more class time to digital electronics.

Operational amplifiers are the subject of Chapter 6. This chapter can stand alone because it is to a large extent independent of the previous three chapters on analog electronics. After presenting the standard inverting op amp circuit, which is characterized by moderate but stable gain obtained by applying large amounts of negative feedback to the op amp, we consider a wide variety of practical op amp devices from summers, comparators, integrators, differential amplifiers, filters, A/D, and D/A converters. A final example of the analog computer is given primarily because it applies to control, teaches us a tad more about differential equations, and shows how a mechanical system can be effectively modeled and solved by electrical circuits.

The final three chapters consider the subject of digital electronics. The last chapter, even though on digital communication, is nonetheless rooted in electronics. Our objective for these chapters is to give the student a deeper understanding of the digital computer and the Internet, cornerstones of the digital revolution. Gates, combinatorial and sequential logic, flip-flops, and the microprocessor (Experiment 9), all building blocks for more complex systems, are considered in Chapter 7. We move to the digital computer in Chapter 8 and to communication networks in Chapter 9. These chapters are not so much intended to teach design skills as they are for the nonmajor to acquire a thorough understanding of the subject matter for a workable interaction with experts. In that sense, the chapter on the digital computer concentrates on those topics with which the user interacts such as programming languages, RAM and ROM memory, the CPU, and the operating system. Similarly, in Chapter 9 we cover the sampling process, Nyquist criterion, information

rates, multiplexing, and pulse code modulation, all of which are necessary for an understanding of digital signal processing and digital communication networks such as the Internet.



# Acknowledgments

# First edition

I thank Dr. Carl J. Baumgaertner of Harvey Mudd College, Dr. Shawn Blanton of Carnegie Mellon University, Dr. Gary Erickson of Idaho State University, and Dr. Can E. Korman of The George Washington University for reviewing the manuscript. I also thank my colleagues at Northwestern University, Professors Larry Henschen, Mike Honig, Zeno Rekasius, and Alan Sahakian, for reviewing portions of the manuscript.

# Second edition

I would like to thank Professor Larry Henschen for help in updating Chapter 8 (The Digital Computer), Professor Randall Berry for contributing primarily to the "Compression" section, Professors Douglas Downey and Selim Shahriar for contributing primarily to the "Artificial Intelligence" and "Quantum Computer" sections, respectively, in Chapter 9, Professor Gordon J. Murphy for critically reviewing many sections, and students Jing Li and Julian Gamboa for help with graphs and proofreading.

Martin Plonus

# 1

# **Circuit Fundamentals**

# 1.1 Introduction

Electronics deals with voltage and current interaction in a network of resistances R, inductances L, capacitances C, and active elements such as transistors. The purpose is usually to amplify signals or to produce signals of a desired waveform, typically at low levels of power. A study of electronics therefore should begin with the passive elements R, L, and C—a study usually referred to as *circuit theory*.

It should then be followed by the basics of transistors, which generally act as amplifiers or on–off switches. We can then proceed to electronic circuit design in which passive and active elements are combined to form elementary circuits such as a power supply, amplifier, oscillator, A/D converter, etc. In turn we can combine these elementary circuits to create useful devices such as radios, TVs, computers, etc.

The study of electronic circuits will essentially follow this path: DC circuit analysis, AC circuit analysis, basic solid-state theory, junction diodes, transistors, elementary amplifiers and op amps, small-signal amplifier circuits, and digital electronics, which are then used as building blocks to introduce digital communications and the Internet.

# 1.2 Dimensions and Units

In this book the mksa (meter-kilogram-second-ampere) system of units, now a subsystem of the SI units, is used. A dimensional analysis should always be the first step in checking the correctness of an equation.<sup>1</sup> A surprising number of errors can be detected at an early stage simply by checking that both sides of an equation balance dimensionally in terms of the four basic dimensions. For example, Newton's second law gives the force *F* in newtons (N) as

 $F = ma \text{ mass}(\text{length})/(\text{time})^2$ 

An increment of work dW in *joules* (J) is given by

 $dW = F dl \operatorname{mass}(\operatorname{length})^2 / (\operatorname{time})^2$ 

<sup>1</sup>A *dimension* defines a physical characteristic. A *unit* is a standard by which the dimension is expressed numerically. For example, a second is a unit in terms of which the dimension time is expressed. One should not confuse the name of a physical quantity with its units of measure. For example, power should not be expressed as work per second, but as work per unit time.

#### 2 Electronics and communications for scientists and engineers

where dl is an incremental distance in *meters* (m). *Power*<sup>2</sup> in *watts* (W), which is the time rate of doing work in joules per second, is

$$P = \frac{dW}{dt} \operatorname{mass}(\operatorname{length})^2 / (\operatorname{time})^3$$

The next quantity that we want to consider is the electric current, I = dQ/dt, measured in *amperes* (A), which is the rate of flow of electric charge Q, measured in *coulombs* (C). The smallest naturally occurring charge e is that possessed by an electron and is equal to  $-1.6 \cdot 10^{-19}$  C. A coulomb, which is a rather large charge, can be defined as the charge on  $6.28 \cdot 10^{18}$  electrons, or as the charge transferred by a current of 1 A in 1 s. Any charged object is a collection of elementary particles, usually electrons. The possible values of total charge Q of such an object are given by

 $Q = \pm ne$  where n = 0, 1, 2, ...

Electric charge is quantized and appears in positive and negative integral multiples of the charge of the electron. The discreteness of electric charge is not evident simply because most charged objects have a charge that is much larger than *e*.

### 1.3 Basic Concepts

#### 1.3.1 Electric Field

Coulomb's law states that a force *F* exists between two charges  $Q_1$  and  $Q_2$ . This force is given by  $F = kQ_1Q_2/r^2$ , where *k* is a proportionality constant and *r* is the distance between the charges. Hence each charge is in a force field<sup>3</sup> of the other one as each charge is visualized as producing a force field about itself. We can now define an *electric field E* as a force field per unit charge.

$$E = \frac{F}{Q} \tag{1.1}$$

For example, the electric field which acts on charge  $Q_1$  can be stated as  $E = F/Q_1 = k \cdot Q_2/r^2$ . Hence for those that are more comfortable with mechanical concepts, one can think of an electric field as a force that acts on a charge.

#### 1.3.2 Voltage

Voltage, or *potential difference*, can be introduced similarly by considering work. If we view a small amount of work as a small motion in a force field, and replace the force by  $F = Q \cdot E$ ,

<sup>&</sup>lt;sup>2</sup>Note that in this book we also use W as the symbol for energy. This should not lead to any confusion as it should be self-evident which meaning is intended.

<sup>&</sup>lt;sup>3</sup>There are various force fields. For example, if force acts on a *mass* it is referred to as a gravitational field, if it acts on an *electric charge* it is an electric field, and if it acts on a *current-carrying* wire it is a magnetic field.

we obtain  $dW = Q \cdot E \cdot dl$ . We can now define a *voltage*, measured in *volts* (V), as work per unit charge, i.e.,

$$dV = \frac{dW}{Q} = E \cdot dl \tag{1.2}$$

Hence a small voltage corresponds to a small displacement of a charge in an electric force field.

It is useful to consider the inverse operation of Eq. (1.2), which expresses work as an integration in a force field, that is,  $V = \int E dl$ . The inverse operation gives the force as the gradient of the work, or

$$E = -\frac{dV}{dl}$$
 in volts/meter (V/m) (1.3)

For example, to create a fairly uniform electric field one can connect, say, a 12 V battery to two parallel metallic plates as shown in Fig. 1.1.

If the plates are separated by 10 cm, an electric field of E = 12 V/0.1 m = 120 V/m is created inside the space. If an electron were placed inside that space, it would experience a force of

$$1.6\cdot 10^{-19}\cdot 120 = 1.9\cdot 10^{-17}\cdot N$$

and would begin to move toward the positive plate. As another example of the usefulness of the gradient expression for the electric field (Eq. 1.3), let us consider a receiving antenna which is in the field of a radio transmitter that radiates an electric field. If the electric field at the receiving antenna is 1 mV/m, then a 1-m-long antenna would develop a voltage of 1 mV. If a transmission line connects the antenna to a radio receiver, this voltage would then be available to the receiver for amplification.

#### 1.3.3 Current

Current, measured in amperes (A), is the time rate at which charges *Q* pass a given reference point (analogous to counting cars that go by a given point on the road and dividing by the time interval between counts). Thus




FIGURE 1.1 A uniform electric field E is created inside the space between two parallel plates.

As Benjamin Franklin assumed charge to be positive, the direction of current (ever since his day) is given by the direction that positive charges would flow when subjected to an electric field. Hence in Fig. 1.1 the current *I* that flows in the wire connecting the battery to the plates has the direction of positive charge flow. On the other hand we now know that current in a conducting wire is due to moving electrons which carry a negative charge. The direction of *I* and electron flow are therefore opposite. Similarly, if the space between the plates is occupied by positive charges, flow would be from the left to the right plate (the direction of *I*), but if occupied by electrons, flow would be from the right to the left plate.<sup>4</sup>

#### 1.3.4 Power

If we take the expression for power, which is the rate of doing work, and multiply it by dQ/dQ we obtain

$$P = \frac{dW}{dt} = \frac{dW}{dt}\frac{dQ}{dQ} = \frac{dW}{dQ}\frac{dQ}{dt} = VI$$
(1.5)


Hence *power is voltage multiplied by current*. When combined with Ohm's law, this is one of the most useful expressions in electronics.

#### 1.3.5 Ohm's Law

Thus far we have a picture of current as a flow of charges in response to an applied electric field. Current in a conducting medium though, such as copper or aluminum, is fundamentally different. A piece of copper is neutral, overall and at every point. So, if copper has no free charge, how does a copper wire conduct a current? A conducting medium such as copper is characterized by an atomic structure in which the atoms have only one, weakly attached electron in the outer shell. Hence, even a small force, such as a small electric field, created by a small voltage across the copper wire will make the electrons move. While such motion within the wire takes place—that is, a current flows in the wire—charge neutrality throughout the wire is always preserved (charge does not accumulate in the conductor). Hence, when a current flows in a segment of copper wire, the copper does not make any net electrons available—electrons simply leave one end of the segment while at the other end the same number enters.

There is now a subtle difference between electrons moving in vacuum and electrons moving in copper or in any solid conductor. It appears that electrons in both media are free in a sense, except that an electron in copper is free to move only until it collides with one of the many copper atoms that occupy the metal. It is then slowed down and must again be accelerated by the electric field until the next collision. Hence the progression

<sup>&</sup>lt;sup>4</sup>Note that a battery connected to two plates as shown in Fig. 1.1 produces a current only during a brief interval after connection. More on this when we consider capacitors. Current could also flow if the space between the plates is filled with free charges.



**FIGURE 1.2** A resistor is formed when a material of resistivity  $\rho$  is shaped into a bar of length  $\ell$  and cross-sectional area A.

of electrons in a conducting medium is one of colliding with many atoms while moving slowly through the metal. The current through such a material is therefore determined by the resistance to electron flow due to collisions and by the voltage across the material which provides the energy for successive accelerations after collisions. *Resistivity*  $\rho$  is a material property that relates to the average interval between collisions. Incorporating the geometry of a conductor, as shown in Fig. 1.2, the resistance *R* of a bar  $\ell$  meters long and *A* square-meters in cross-section is given by

$$R = \rho \frac{\ell}{A} \tag{1.6}$$

Hence the resistance increases with length but decreases with cross-sectional area. The unit of resistance is the *ohm*, denoted by the Greek letter  $\Omega$ . The reciprocal of resistance, called *conductance G*, is also used; the unit of conductance is the *siemens* (S). A typical value of resistivity for a good conductor such as copper is  $\rho = 1.7 \cdot 10^{-8}$  ohmmeters ( $\Omega$ -m), whereas for a good insulator such as glass it is  $10^{12} \Omega$ -m. This is a very large difference and implies that even though copper can carry large amounts of current, for all practical purposes the ability of glass to carry even tiny amounts of current is negligible.

A current in a conductor is maintained by placing a voltage across it. A larger voltage provides more energy for the electrons, and hence more current flows in the conductor. Resistance is the constant of proportionality between current and voltage, that is,

$$V = RI \tag{1.7}$$

This is a fundamental relationship and is known as *Ohm's law*. It states that *whenever a conductor carries a current, a voltage must exist across the conductor*. Figure 1.2 shows a simple circuit to which Eq. (1.7) applies. The connecting wires between the voltage source and the bar are assumed to have zero resistance. Hence the voltage *V* is directly applied to the bar resistor.

#### 1.3.6 Joule's Heating Law

During current flow in a metal, the repeated collisions of the electrons with the lattice atoms transfer energy to the atoms with the result that the temperature of the metal increases. A resistor can therefore be considered as an energy-transforming device: it converts electrical energy into heat. There are numerous everyday examples of this. An electric heater, a hair dryer, electric stove, etc., all contain resistors (usually tungsten wire) that give off heat when an electric current passes. The rate of energy conversion by a resistor can be expressed by substituting Eq. (1.7) in Eq. (1.5), which gives

$$P = VI = I^2 R = \frac{V^2}{R} \tag{1.8}$$

The expression  $P = I^2 R$  is known as *Joule's law* and *P* is power (equal to rate of change of energy) and is measured in *watts* (W). If we integrate this expression we obtain the thermal energy *W* dissipated in a resistor over a time interval *T*,

$$W = I^2 R T \tag{1.9}$$

where it was assumed that current and resistance remain constant over the time interval. This is known as *Joule's heating law*, where the units of *W* are in joules (J).

#### 1.3.7 Kirchhoff's Laws

A circuit is an interconnection of *passive* (resistors, capacitors, inductors) and *active* (sources, transistors) elements. The elements are connected by wires or leads with negligible resistance. The circuit can be a simple one with one closed path, for example, a battery connected to a resistor (Fig. 1.2), or the circuit can be more elaborate with many closed paths. Figure 1.3a shows a simple, one-loop closed path circuit in which a battery forces a current to flow through two resistors (represented by "zig-zag" symbols) connected in series. We now observe, and we can state it as a rule, that current around the loop is continuous. That is, in each of the three, two-terminal elements the current entering one terminal is equal to the current leaving the other terminal at all times. In addition, the polarity convention can be used to differentiate between sources and sinks. For example, the current in the battery flows into the negative terminal and comes out at the positive terminal—this defines a source and voltage  $V_{\rm B}$  is called a *voltage rise*. Resistors, which absorb energy, are called *sinks*. In a sink, the current enters the positive terminal and the voltage across a sink is called a *voltage drop*.<sup>5</sup> It should now be intuitively obvious that in a circuit, voltage rises should equal voltage drops. Kirchhoff's voltage law states this precisely: the algebraic sum of the voltages around any closed path in a circuit is zero. Mathematically this is stated as

<sup>&</sup>lt;sup>5</sup>At times a battery can also be a sink. For example, connecting a 12 V battery to a 10 V battery (plus to plus and minus to minus) results in a one-loop circuit where current flows from the negative to positive terminal of the 12 V battery (a source), and flows from the positive to negative terminal of the 10 V battery (a sink). Of course what is happening here is that the 10 V battery is being charged by the 12 V battery.




FIGURE 1.3 (a) A battery is connected to two resistors in series. (b) A battery with two resistors in parallel.

$$\sum V_n = 0 \tag{1.10}$$

Applying Eq. (1.10) to the circuit of Fig. 1.3a, we obtain  $V_{\rm B} = V_{R_1} + V_{R_2}$ .

A *node* is defined as a point at which two or more elements have a common connection, as for example in Fig. 1.3b, where two resistors in parallel are connected to a battery to form a two-node, two-loop circuit. *Kirchhoff's current law* states that at a node, the algebraic sum of the currents entering any node is zero. Mathematically this is stated as

$$\sum I_n = 0 \tag{1.11}$$

Applying Eq. (1.11) to the top node in the circuit of Fig. 1.3b, we obtain


$$I_B = I_{R_1} + I_{R_2}$$

Hence, at any node, not all currents can flow into the node—at least one current must flow out of the node. In other words, a node is not a "parking lot" for charges: *the same number of charges that flow into a node must flow out*. This is not unlike a traffic junction, in which the number of cars that flow in must flow out.

### 1.4 Circuit Elements

#### 1.4.1 Resistors

A resistor in a simple circuit is shown in Fig. 1.2. We represent a resistor by its standard zig-zag symbol, as illustrated in Fig. 1.4. Low-resistance resistors which often have to dissipate power in the multiple watts range are usually wire-wound, whereas the more common, higher-resistance resistors are of carbon material in the shape of small cylinders or thin-film strips. Carbon is a nonmetallic material that can have a high resistivity. These resistors can have values up into the megaohm (M $\Omega$ ) range and have small power ratings—typically 1/4, 1/2, and 1 W. For DC, power in a resistor is given by Eq. (1.8), that is,  $P = P_{ave} = I^2 R$ .



**FIGURE 1.4** (a) A resistor with a voltage  $\nu$  applied. (b) A sinusoidal voltage causes an in-phase sinusoidal current in *R*. (c) Instantaneous power *p* in a resistor is pulsating but is always positive. The dashed arrows suggest that power is always flowing from source to resistor. Energy  $w_R$  continues to increase with time.

Ohm's law  $\nu = Ri$  states that, for a constant *R*, voltage and current in a resistor are in phase. It is assumed that *R* remains a constant for a large range of voltages, currents, and temperatures. The in-phase property is best shown when a sinusoidal voltage is applied to the resistor and the resulting current is sketched, as in Fig. 1.4b.<sup>6</sup>

The current is proportional (in phase) to the applied voltage. In Fig. 1.4c we sketch the instantaneous power  $p = vi = i^2 R$  and note that even though current reverses periodically, p is always positive, implying that power or energy always flows from the source to the resistor, where it is converted into heat and dissipated to the surroundings. The average power delivered to the resistor is obtained by integrating the instantaneous power over a period T of the sinusoid, that is,

$$P_{\text{ave}} = \frac{1}{T} \int_{0}^{T} i^{2} R \, dt = \frac{V_{p}^{2}}{2R} = \frac{RI_{p}^{2}}{2} \tag{1.12}$$

where  $I_p = V_p/R$ . We can now observe that had the resistor been connected to a DC battery of voltage *V*, the power delivered to *R* would have been constant with a value  $P = V \cdot I = I^2 R = V^2/R$ . Hence if we equate DC power  $V^2/R$  to the corresponding average AC power (Eq. 1.12), we conclude that

$$V = \frac{V_p}{\sqrt{2}} = 0.707 V_p \tag{1.13}$$

<sup>&</sup>lt;sup>6</sup>From now on, the instantaneous values of currents or voltages that vary with time will be represented by lowercase letters, whereas uppercase letters will be used for constants such as DC voltage. For example, for the sinusoidal case,  $v = v(t) = V_p \sin t$ , where  $V_p$  is the peak or maximum value of the sine wave. In Fig. 1.4a, the symbol for a sinusoidal source is used, whereas in Figs. 1.1 and 1.2 the symbol for a DC source, i.e., a battery, was used.

This is called the *effective value* of an AC voltage; that is, a sinusoidal voltage of peak value  $V_p$  is as effective in delivering power to a resistor as a DC voltage of value  $V_p/\sqrt{2}$ . Effective or *rms* values will be considered in more detail in the following chapter.

To demonstrate that a resistor continues to absorb energy from a connected source, we can evaluate the energy supplied to a resistor, that is,

$$w_{R} = \int_{0}^{t} p dt' = R \int_{0}^{t} i^{2} dt' = \frac{V_{p}^{2}}{R} \int_{0}^{t} \sin^{2} t' dt' = \frac{V_{p}^{2}}{2R} \left[ t - \frac{\sin 2t}{2} \right]$$
(1.14)

Sketching the last expression of the above equation in Fig. 1.4c shows that *w* continues to increase, wiggling about the average term  $V_p^2 t/2R$ ; this term is equal to Joule's heating law (Eq. 1.9), and when differentiated with respect to time *t* also accounts for the average power given by Eq. (1.12).

#### 1.4.2 Capacitors

A capacitor is a mechanical configuration that accumulates charge q when a voltage v is applied and holds that charge when the voltage is removed. The proportionality constant between charge and voltage is the capacitance *C*, that is,

$$q = Cv \tag{1.15}$$

Many capacitors have a geometry that consists of two conducting parallel plates separated by a small gap. The *C* of such a structure is given by  $C = \varepsilon A/\ell$ , where  $\varepsilon$  is the *permittivity* of the medium between the plates, *A* is the area, and  $\ell$  is the separation of the plates. Figure 1.1 shows such a parallel-plate capacitor (note that the large gap that is shown would result in a small capacitance; in practice, capacitors have a small gap, typically less than 1 mm).

The unit for capacitance is the *farad* (F), which is a rather large capacitance. Most common capacitors have values in the range of microfarads ( $\mu$ F = 10<sup>-6</sup> F), or even picofarads (pF = 10<sup>-12</sup> F), with the majority of practical capacitors ranging between 0.001  $\mu$ F and 10 F. To obtain larger capacitances, we can either increase the area *A*, decrease the spacing  $\ell$ , or use a dielectric medium with larger permittivity  $\epsilon$ . For example, mica and paper have *dielectric constants*<sup>7</sup> of 6 and 2, respectively. Therefore, a parallel-plate capacitor of Fig. 1.1 with mica filling the space between the plates would have a capacitance six times that of a free-space capacitor. Most tubular capacitors are made of two aluminum foil strips, separated by an insulating dielectric medium such as paper or plastic and rolled into log form. It is tempting to keep reducing the spacing between the plates to achieve high capacitance. However, there is a limit, dictated by the dielectric breakdown strength of the insulating material between the plates. When this is exceeded, a spark will jump between the

<sup>&</sup>lt;sup>7</sup>A *dielectric constant* is defined as relative permittivity  $\varepsilon_r = \varepsilon/\varepsilon_0$ , where  $\varepsilon_0 = 8.85 \cdot 10^{-12}$  F/m is the *permittivity* of free space.


#### 10 Electronics and communications for scientists and engineers

plates, usually ruining the capacitor by leaving a conducting track within the insulating material where the spark passed. Hence, knowing the breakdown electric field strength of a dielectric material (for air it is  $3 \cdot 10^4$  V/cm, for paper  $2 \cdot 10^5$  V/cm, and for mica  $6 \cdot 10^6$  V/m) and using Eq. (1.3), which gives the electric field when the voltage and plate separation are specified, we can calculate the voltage which is safe to apply (that which will not cause arcing) to a capacitor of a given plate separation. A practical capacitor, therefore, has stamped on it not just the capacitance but also the voltage. For example, a stamp of 50 V<sub>DC</sub> means, do not exceed 50 V of DC across the capacitor.

To determine how a current passes through a capacitor, we use Eq. (1.15),  $q = C \cdot v$ , differentiate both sides of the equation with respect to time, and note that i = dq/dt; this results in

$$i = C \frac{dv}{dt} \tag{1.16}$$

for the capacitor current, where we have used lowercase letters q, i, and  $\nu$  to denote that charge, current, and voltage can be time-changing and capacitance C is a constant. This expression shows that a constant voltage across a capacitor produces no current through the capacitor (dv/dt = 0). Of course, during the charging phase of a capacitor, the voltage changes and current flows.<sup>8</sup> If we now apply a sinusoidal voltage to the simple capacitor circuit of Fig. 1.5a, we see that the resultant current leads the applied voltage by 90°, or



**FIGURE 1.5** (a) A capacitor (depicted by the double line) with voltage  $\nu$  applied, (b) Sinusoidal voltage and current in *C*. (c) Instantaneous power and energy as well as average energy are sketched. (*Note:* amplitudes of *p* and *w*<sub>C</sub> are not to scale.)

<sup>8</sup>During a brief time interval after the capacitor is connected to a battery, a charging current flows through the capacitor, that is, Eq. (1.16) gives a finite value for *i* because the capacitor voltage changes from zero for an initially uncharged capacitor to the battery voltage during charging. During the charging interval, dv/dt is not zero, therefore. Going back to our parallel-plate capacitor of Fig. 1.1, we infer that the charging current moves electrons from left to right through the battery, depositing electrons on the right plate, and leaving the left plate deficient of the same amount of electrons. The electrons on the charged plates do not come from the battery, but from the metallic plates, which have an abundance of free electrons. The battery merely provides the energy to move the charges from one plate to the other. Charging of a capacitor is considered in detail in Section 1.8.

 $\nu$  lags *i* by 90°, as shown in Fig. 1.5b. This is easily seen by use of Eq. (1.16): if  $\nu = V_p$  sin *t*, then

$$i = V_p C \cos t = I_p \cos t = I_p \sin (t + \pi/2)$$

The angle of  $\pi/2$  is also referred to as a 90° *degree phase shift*.

The instantaneous power in *C* is given by

$$p = vi = Cv\frac{dv}{dt} = \frac{CV_p^2}{2}\sin 2t \tag{1.17}$$

where  $\sin 2t = 2 \sin t \cos t$  was used. Equation (1.17) is sketched in Fig. 1.5c. The positive and negative values of *p* imply that power flows back and forth, first from source to capacitor, and then from capacitor to source with average power  $P_{ave} = 0$ . The back and forth surging of power, at twice the frequency of the applied voltage, is alluded to by the dashed arrows for *p*. It thus appears that the capacitor, unlike a resistor, does not consume any energy from the source, but merely stores energy for a quarter-period, and then during the next quarter-period gives that energy back to the source. *C* is thus fundamentally different from *R* because *R* dissipates electrical energy as it converts it to heat. *C*, on the other hand, only stores electrical energy (in the charge that is deposited on the plates). To learn more about capacitance let us consider the energy stored in *C*, which is

$$w_{C} = \int p dt = \frac{1}{2} C v^{2} = \frac{C V_{p}^{2}}{2} \sin^{2} t = \frac{C V_{p}^{2}}{4} (1 - \cos 2t)$$
(1.18)

In general, the energy stored in a capacitor is given by the  $Cv^2/2$  term. For the specific case of applied voltage which is sinusoidal, the energy is represented by the last expression in Eq. (1.18). When a sketch of this expression is added to Fig. 1.5c, we see that the average energy,  $CV_p^2/4$ , does not increase with time. That is, the energy only pulsates as it builds up and decreases again to zero. If one compares this to the corresponding sketch for a resistor, Fig. 1.4c, one sees that for an energy-converting device, which *R* is, energy steadily increases with time as *R* continues to absorb energy from the source and convert it to heat.

#### Example 1.1

An initially uncharged 1  $\mu$ F capacitor has a current, shown in Fig. 1.6, flowing through it. Determine and plot the voltage across the capacitor produced by this current.

Integrating the expression i = C dv/dt, we obtain for the voltage

$$v = \frac{1}{C} \int_{-\infty}^{t} i dt = \frac{1}{C} \int_{0}^{t} i dt + V_0$$

where  $V_0$  is the initial voltage on the capacitor due to an initial charge. For 0 < t < 3 ms, the current represented by the straight line is i = 0.01 - 5t, and since  $V_0 = 0$  we obtain

 $v = 10^4 (1 - 250t)t$ 




FIGURE 1.6 The dotted line is the capacitor current. The resultant voltage is represented by the solid line.

which is an equation of a parabola. At t = 2, 3 ms, voltage is  $\nu = 10, 7.5$  V. For 3 < t < 5 ms, i = -5 mA, which yields

$$v = \frac{1}{C} \int_{3}^{t} i dt + V_0 = -5(t-3) + 7.5$$

and which sketches as the straight line. For t > 5 ms, i = 0 and the voltage remains a constant,  $\nu = -2.5$  V.

We can now summarize the characteristics of capacitors:

- Only a voltage that changes with time will produce a current through a capacitor. A capacitor is therefore an open circuit for direct current (DC).
- Since energy cannot change instantaneously (it is a continuous function of time), and since the energy stored in a capacitor is expressed in terms of voltage as  $\frac{1}{2}Cv^2$ , we conclude that voltage across a capacitor cannot change instantaneously (unless we want to entertain infinite currents, which is not practical). Capacitance has therefore smoothing properties for voltage, which has many important applications such as in filter design.
- A finite amount of energy can be stored, but because no mechanism for energy dissipation exists in an ideal capacitor none can be dissipated. For sinusoidal time variations this is easily seen since the 90° phase difference between current and voltage results in Expression (1.17), which gives  $P_{ave} = 0$ .

### 1.4.3 Inductors

The last of the common circuit elements is the inductor. Like a capacitor, it is an energystorage device, and like a capacitor which stores the energy in its electric field between the plates, an inductor stores it in its *magnetic field*, which surrounds the inductor. As this is a book on electronics, we will not pursue the field interpretation of energy storage, but instead use the voltage and current which create these fields in capacitors and inductors, respectively. Thus we can say that a capacitor stores energy in the charges which are created when a voltage is applied to a capacitor, giving rise to the energy expression in terms of voltage, which from Eq. (1.18) is  $w_C = \frac{1}{2}Cv^2$ . Similarly, since current causes a magnetic field, we can derive the expression  $w_L = \frac{1}{2}Li^2$ , which gives the energy stored in an inductor, where *i* is the current flowing through the inductor and *L* is the inductance of the inductor (note the duality of these two expressions: *C* is to *L* as  $\nu$  is to *i*).

To derive the above formula, we begin with the notion that inductance *L*, like capacitance *C*, is a property of a physical arrangement of conductors. Even though any arrangement possesses some inductance, there are optimum arrangements that produce a large inductance in a small space, such as coils, which consist of many turns of fine wire, usually wound in many layers, very much like a spool of yarn. The definition of inductance rests on the concept of flux linkage. This is not a very precise concept unless one is willing to introduce a complicated topological description. For our purposes, it is sufficient to state that flux linkage  $\Phi$  is equal to the magnetic flux that exists inside a coil multiplied by the number of turns of the coil. Inductance *L* is then defined as  $L = \Phi/i$  (which is analogous to capacitance C = q/v), where *i* is the current in the coil that gives rise to the magnetic field B of the coil (Note: magnetic flux (Wb) = magnetic field B (Wb/m<sup>2</sup>)·area *A* (m<sup>2</sup>)). Recalling *Faraday's law*,  $v = d\Phi/dt = d(NBA)/dt$  which gives the induced voltage *v* in a coil when the coil is in a time-changing magnetic field, we obtain

$$v = L \frac{di}{dt} \tag{1.19}$$

which is the defining equation for voltage and current in an inductance *L* (similar to the defining equation v = Ri for a resistor, and i = Cdv/dt for a capacitor). Again, as in the case of *C* and *R*, we assume that *L* remains constant over a large range of voltages and currents.


The unit for inductance is the *Henry* (H). Inductors for filter applications in power supplies are usually wire-wound solenoids on an iron core with inductances in the range from 1 to 10 H. Inductors found in high-frequency circuits are air-core solenoids with values in the milli-Henry (mH) range or lower.

As in the case of capacitance, where a typical capacitor consisted of two parallel metallic plates of area A, separated by a distance  $\ell$  and had capacitance  $C = \epsilon A/\ell$ , we can state that a typical inductor is a wire-wound coil (solenoid) of cross-section A, length  $\ell$  and Nturns. To find the inductance L of such a coil we use Faraday's law and Ampere's law and obtain

$$L = \Phi/i = NBA/i = N\mu HA/i = N\mu (Ni/\ell)A/i = \mu N^2 A/\ell$$

The inductance is seen to be proportional to the number of turns squared but also the insertion of a ferromagnetic core such as iron which can have a  $\mu$  many thousands that of free space can greatly increase inductance.

As in the case of capacitance, assuming sinusoidal variations will quickly show the characteristics of inductance. If (as shown in Fig. 1.7a) a current source which produces a current  $i = I_p \sin t$  is connected to an inductor *L*, then using Eq. (1.19), voltage across the inductor will be  $\nu = LI_p \cos t$ , which is sketched in Fig. 1.7b. Hence, for sinusoidal



**FIGURE 1.7** (a) An inductor (depicted by a spiral symbol) with current *i* applied, (b) Sinusoidal voltage and current in *L*. (c) Sketches of instantaneous power and energy, and average energy. (*Note*: amplitudes of p and  $w_{L}$  are not to scale.)

variation, voltage leads current by 90°, or *i* lags  $\nu$  by the same amount in *L*. The instantaneous power is

$$p = vi = Li\frac{di}{dt} = \frac{LI_p^2}{2}\sin 2t \tag{1.20}$$

The positive and negative values of p imply that power<sup>9</sup> flows back and forth between the source and the inductor. Hence, like the capacitor, an inductor accepts energy from the source for a quarter-period and returns the energy back to the source over the next quarter-period. This is nicely illustrated when we consider energy, which is

$$w_L = \int p dt = \frac{1}{2} L i^2 = \frac{L I_p^2}{2} \sin^2 t \tag{1.21}$$

In general, the energy stored in an inductor is given by the  $Lt^2/2$  term. For the sinusoidal case, the last term shows that the energy increases as the inductor accepts energy from the source and decreases again to zero as the inductor returns the stored energy to the source. This is illustrated in Fig. 1.7c. An example of large-scale energy storage is a new technology which will enable industry to store cheap, off-peak electrical energy in superconducting coils for use during periods of high demand. A large, steady current is built up in a coil during off-peak periods, representing  $Lt^2/2$  of energy that is available for later use.

#### Example 1.2

A 1 H inductor has an initial 1 A current flowing through it, i.e.,  $i(t = 0) = I_0 = 1$  A. If the voltage across *L* is as shown in Fig. 1.8, determine the current through the inductor. Integrating the expression  $\nu = Ldi/dt$ , we obtain for the current

$$i = \frac{1}{L} \int_{-\infty}^{t} v \, dt = \frac{1}{L} \int_{0}^{t} v \, dt + I_0$$

<sup>9</sup>Strictly speaking, it is the *energy* that flows back and forth and power is the time rate of change of energy. However, when describing flow, the terms power and energy are used interchangeably in the popular literature.




FIGURE 1.8 Current and voltage waveforms in a 1 H inductor.

For 0 < t < 2 s, we have  $i = I_0 = 1$  A, because  $\nu = 0$  as shown in the figure. For 2 s < t < 3 s,

$$i = \int_{2}^{t} (-1)dt + I_0 = 3 - t$$

which gives the downward-sloping straight line for the current. For t = 3 s, i = 0, and for t > 3 s, the current remains at zero, i.e., i = 0, as the voltage for t > 3 s is given as  $\nu = 0$ .

This example demonstrates that even though the voltage makes finite jumps, the current changes continuously in an inductor.

The characteristics of inductors can be summarized as follows:

- Only a current that changes with time can produce a voltage across an inductor. An inductor is therefore a short circuit for DC. Very high voltages can be produced across an inductor when the current through *L* is suddenly interrupted (an arc can form at the point of interruption, if the interruption is too sudden).
- As the energy (which cannot change instantaneously) stored in an inductor is given by  $W_{\rm L} = \frac{1}{2}LI^2$ , we conclude that current through an inductor also cannot change instantaneously—unless we want to consider infinite voltages, which is not practical. Inductance has therefore smoothing properties for current. An inductor, for example, inserted in a circuit that carries a fluctuating current will smooth the fluctuations.
- A finite amount of energy can be stored, but because no mechanism for energy dissipation exists in an ideal inductor none can be dissipated.

#### 1.4.4 Batteries

Joule's law states that a resistor carrying a current generates heat. The electrical energy is frequently supplied to the resistor by a battery, which in turn obtains its energy from chemical reactions within the battery. Hence, heat generation by *R* involves two transformations: from chemical to electrical to heat. The symbol for a battery is shown in Fig. 1.1 and in Fig. 1.9a, with the longer bar denoting the positive polarity of the battery terminals. Batteries are important sources of electrical energy when a constant voltage is desired.

Before we analyze practical batteries, let us first characterize ideal batteries or ideal voltage sources. An ideal battery is defined as one that maintains a constant voltage,





FIGURE 1.9 (a) An ideal battery. (b) The output characteristics of an ideal battery. (c) The internal resistance of an ideal battery is that of a short circuit.

say,  $V_{\rm B}$ , across its terminals, whether a current is flowing or not. Hence, voltage  $V_{\rm B}$  of an ideal battery is completely independent of the current, as shown in Fig. 1.9b. Such a source is also referred to as an *independent source* (a source connected in a circuit is said to be independent if its value can be assigned arbitrarily<sup>10</sup>. Since an ideal battery will maintain a voltage  $V_{\rm B}$  across its terminals even when short-circuited,<sup>11</sup> we conclude that such a source can deliver, in theory, infinite power (since  $P = V^2/R$ , as  $R \to 0$ ,  $P \to \infty$ ). Hence, the name *ideal source*. We also observe that the slope of the  $\nu$ -*i* curve in Fig. 1.9b is zero. Applying Ohm's law, R = V/I, to such a horizontal  $\nu$ -*i* line implies zero resistance. We therefore conclude that the internal resistance of an ideal source is zero. This explains why an ideal battery causes infinite current when short-circuited. Ignoring difficulties that infinities create, we learn that when looking into the terminals of an ideal battery, we see a short circuit (we are now using common circuits language). Saying it another way, if we somehow could turn a dial and decrease the voltage  $V_{\rm B}$  of the ideal battery to zero, we would be left with a short circuit as shown in Fig. 1.9c.

It is common to represent voltage sources in circuit schematics by ideal sources, which is fine as long as there are no paths in the schematic that short such sources (if there are, then the schematic is faulty and does not represent an actual circuit anyhow). Practical sources, on the other hand, always have finite internal resistance, as shown in Fig. 1.10a, which limits the current to non-infinite values should the battery be shortcircuited. Of course  $R_i$  is not a real resistor inside the battery, but is an abstraction of the chemistry of a real battery and accounts for the decrease of the terminal voltage when the load current increases. The internal voltage  $V_B$  is also referred to as the *electromotive force* (emf ) of the battery. From our previous discussion, we easily deduce that powerful batteries are characterized by low internal resistance (0.005  $\Omega$  for a fully charged car battery), and smaller, less powerful batteries by larger internal resistance (0.15  $\Omega$  for an alkaline flashlight battery, size "C").

<sup>&</sup>lt;sup>10</sup>There are special kind of sources in which the source voltage depends on a current or voltage elsewhere in the circuit. Such sources will be termed dependent sources or controlled sources.

<sup>&</sup>lt;sup>11</sup>A short circuit is a zero-resistance path (current can flow but voltage across the path is zero). For example, a piece of copper wire can be considered as a short-circuit element. The opposite of a short is an open circuit, which is an infinite resistance path (voltage can exist across the path but current is zero). These two elements are modeled by the two positions of an on–off switch.



**FIGURE 1.10** (a) A practical battery with  $emf V_B$  and internal resistance  $R_i$ . (b) Discharge characteristics of two types of batteries.

Another characteristic of practical batteries is their increasing internal resistance with discharge. For example, Fig. 1.10b shows the terminal voltages versus hours of continuous use for two types. The mercury cell maintains its voltage at a substantially constant level of 1.35 V over its lifetime (but drops sharply when the battery is exhausted) in comparison to ordinary flashlight cells which start out at 1.55 V but decrease continually with use. Other types (lithium, 3.7 V, very long shelf life of over 10 years; nickel-cadmium, 1.25 V, sealed but rechargeable; lead-acid, 2 V, powerful and rechargeable, used as car batteries when connected in series as three-cell 6 V or six-cell 12 V units) fall somewhere between the two curves. The rate of decrease of available voltage as the battery discharges is determined by the chemical reaction within the battery. While battery chemistry is beyond the scope of this book, what is of interest to us is that the decreasing chemical activity during discharge can be associated with an increase of internal battery resistance. Hence, a fully charged battery can be viewed as possessing a low internal resistance, which gradually increases with battery use and becomes very large for a discharged battery.

Figure 1.11a shows a circuit in which a practical battery is connected to a load, represented by  $R_L$ , and delivers power to the load.  $R_L$  can be the equivalent resistance of a radio,




FIGURE 1.11 (a) A practical battery with a variable load connected, (b) Characteristics of a source with increasing load, (c) Characteristics of a source being depleted.

a TV set, or any other electrical apparatus or machinery which is to be powered by the battery. The power available to the load is given by  $i^2 R_L$ . However, since the battery has an internal resistance, energy will also be dissipated within the battery. The internal loss is given by  $i^2 R_i$  and will show up as internal heat. It is therefore dangerous to short a powerful battery, as all of the available energy of the battery will then be rapidly converted to internal heat and, unless the shorting element melts rapidly, a dangerous explosion is possible.

Let us now assume, for the time being, that  $R_i$ , is constant but the load  $R_L$  is variable (represented by the arrow across  $R_L$  in Fig. 1.11a) and analyze the circuit as the burden on the battery is increased. Using Kirchhoff's voltage law (Eq. 1.10), we obtain for the circuit

$$V_B = iR_i + iR_L \tag{1.22}$$

The voltage across the load resistor,  $\nu_{\rm L} = iR_{\rm L}$ , which is also the available voltage across the external battery terminals, is given from Eq. (1.22) as

$$v_L = V_B - iR_i \tag{1.23}$$

This is an equation of a straight line with constant slope of  $-R_i$  and is plotted in Fig. 1.11b. The available voltage is therefore the emf of the battery minus the internal voltage drop of the battery. The current that flows in the series circuit is obtained from Eq. (1.22) as

$$i = \frac{V_B}{R_i + R_L} \tag{1.24}$$

As the load resistance  $R_L$  decreases, the burden on the battery increases. As shown in Fig. 1.11b, this is accompanied by a decrease in the available voltage  $\nu_L$ , usually an undesirable result. Eliminating *i* from Eqs. (1.23) and (1.24) to give

$$v_L = V_B \frac{R_L}{R_i + R_L} \tag{1.25}$$

shows the decrease of  $\nu_{\rm L}$  from  $V_{\rm B}$  as  $R_{\rm L}$  is decreased. Thus, when there is no load on the battery ( $R_{\rm L}$  is very large), the available voltage is maximum at  $\nu_{\rm L} \approx V_{\rm B}$ , but for a large load ( $R_{\rm L} \approx 0$ ), the available voltage drops to  $\nu_{\rm L} \approx 0$ . Utility companies, for example, have difficulty maintaining constant voltage during summer when the demand for electricity increases mostly because of energy-hungry air conditioning equipment.<sup>12</sup> Lower-thannormal voltage conditions (popularly referred to as brownouts) put an abnormal strain on customers' electrical equipment which leads to overheating and eventually to failure.<sup>13</sup>

<sup>12</sup>The circuit of Fig. 1.11b is a general representation of power delivery at a constant voltage. It applies to a flashlight battery delivering power to a bulb, a solar cell powering a calculator, a car battery starting an automobile, or a power utility delivering power to homes. All these systems have an internal emf and an internal resistance, irrespective of AC or DC power produced.

<sup>13</sup>Overheating results when the voltage for an electric motor decreases, thereby increasing the current in the motor so as to preserve the power ( $p = \nu i$ ) of the motor. The increased current leads to increased  $I^2 R$  losses in the windings of the motor, which in turn leads to an increase in generated heat that must be dissipated to the surroundings.

An obvious solution to brownouts is to decrease the internal resistance  $R_i$  of the generating equipment as this would decrease the slope of the curve in Fig. 1.11b by moving the intersection point  $V_{\rm B}/R_i$ , to the right, thus bringing the curve closer to that of an ideal source of Fig. 1.9b. Of course, low- $R_i$  equipment means larger and more expensive generators.

To obtain Fig. 1.11b we have assumed that the internal resistance  $R_i$  remains constant as the load resistance  $R_L$  changes. Let us now consider the case when load  $R_L$  remains constant but  $R_i$  changes. An example of this is a battery being discharged by a turned-on flashlight which is left on until the battery is depleted. Figure 1.11c gives the  $\nu$ -*i* curve for battery discharge with the arrows indicating the progression of discharge. We see that the fully charged battery, starting out with a small internal resistance ( $R_i \approx 0$ ), can deliver a current  $i \approx V_B/R_L$  and a voltage  $\nu_L \approx V_B$ . After discharge, ( $R_i \approx \infty$ ), the current (Eq. 1.24) and terminal voltage (Eq. 1.25) are both zero.

In summary, one can say that the reason that current goes to zero as the battery is discharged is not that the emf, whose magnitude is given by  $V_{\rm B}$ , goes to zero, but that the internal resistance  $R_i$  changes to a very large value. A discharged battery can be assumed to still have its emf intact but with an internal resistance which has become very large.  $R_i$  is therefore a variable depending on the state of the charge and the age (shelf life) of the battery.

To measure the emf of the battery, we remove the load, i.e., we open-circuit the battery and as the current *i* vanishes we obtain from Eq. (1.23) that  $\nu_{\rm L} = V_{\rm B}$ ; the voltage appearing across the battery terminals on an open circuit is the battery's emf. To measure the emf, even of an almost completely discharged battery, one can connect a high-resistance voltmeter (of 10<sup>7</sup>  $\Omega$ or larger) across the battery terminals. Such a voltmeter approximates an open-circuit load and requires only the tiniest trickle of charge flow to give a reading. If the input resistance of the meter is much larger than  $R_{ij}$  the reading will be a measure of the  $V_{\rm B}$  of the battery.

To measure the  $R_i$  of a battery, one can short-circuit the battery, for only a very brief time, by connecting an ammeter across the battery and reading the short-circuit current. (As this is a dangerous procedure, it should be done only with less powerful batteries, such as flashlight cells. It can also burn out the ammeter unless the appropriate high-ampere scale on the meter is used.) The internal resistance is then given by  $V_{\rm B}/I_{sc}$ . A less risky procedure is to connect a variable resistance across the battery and measure the voltage  $\nu_{\rm L}$ . Continue varying the resistance until the voltage is half of  $V_{\rm B}$ . At this point the variable resistance is equal to  $R_i$ . If this is still too risky—as it puts too low a resistance across the battery—consider the procedure in the following example.

#### Example 1.3


Determine the  $R_i$  of an alkaline battery (size C) by loading the cell with a 1  $\Omega$  resistor.

Consider Fig. 1.11a. It is known that  $V_{\rm B}$  for an alkaline cell is 1.5 V. Measuring the voltage across the 1  $\Omega$  resistor, we obtain 1.3 V, which must leave a voltage drop of 0.2 V across  $R_i$ . As the current in the circuit is given by i = 1.3 V/1  $\Omega = 1.3$  A, we obtain for the internal resistance  $R_i = 0.2$  V/l.3 A  $\cong 0.15 \Omega$ .

#### 1.4.5 Voltage and Current Sources

*Voltage sources* in general provide voltages that can vary with time such as sinusoids and square waves, or that can be constant with time such as the voltage of a battery. In either case, the principles that were covered for batteries in the previous section apply equally well to voltage sources in general. That is, each type of voltage source has an ideal source in series with an internal resistance as shown in Fig. 1.12a. Note the new circuit symbol for an independent voltage source, which includes a battery as a special case by simply specifying that  $\nu_s = 12$  V for a 12 V battery, for example.

A second type of source, known as a *current source*, whose symbol is shown in Fig. 1.12b, produces a constant current output independent of voltage, as shown in Fig. 1.12c. A vertical  $\nu$ -*i* graph implies that the internal resistance of a current source is *infinite* (in contrast to a voltage source for which it is *zero*), i.e., if we somehow could turn a dial and reduce the amplitude  $i_s$  to zero, we would be left with an open circuit. This, of course, is again an ideal source, nonexistent in the real world, as it appears to supply infinite power. For example, connecting a load resistor  $R_L$  of infinite resistance (that is, an open circuit) to a current source would produce power  $p = i_s^2 R_L$ , which is infinite, as by definition the ideal current source will maintain  $i_s$  current through the open circuit. Therefore, a practical current source always appears with an internal resistance which parallels



**FIGURE 1.12** (a) A practical voltage source. (b) An ideal current source. (c) The  $\nu$ -*i* characteristics of an ideal current source, (d) A practical current source, (e) Load voltage  $\nu_L$  and load current  $i_L$  variation as the load resistor  $R_L$  changes, for the case when  $R_L$  is connected to the practical source of Fig. 1.12d.

the ideal current source, as shown in Fig. 1.12d. Now, leaving the output terminals opencircuited, as shown in Fig. 1.12d,  $i_s$  simply circulates through  $R_i$ . Practical examples of current sources are certain transistors which can maintain a constant current, similar to that shown in Fig. 1.12c, for a wide range of load resistances. However, when  $R_L$  begins to exceed a certain value, the current drops sharply.

To obtain the output characteristics, we connect a load resistance  $R_L$  to the real current source of Fig. 1.12d. Now the source current  $i_s$  will divide between resistors  $R_i$  and  $R_L$ . If we vary  $R_L$  and plot the  $\nu_L$ - $i_L$  graph, we obtain Fig. 1.12e. This graph, like the respective one for a voltage source, Fig. 1.11b, shows that as we decrease  $R_L$ , the load voltage  $\nu_L$  decreases and drops to zero for  $R_L = 0$ , at which point the current through the load resistor, which is now a short circuit, becomes  $i_L = i_{sc} = i_s$ . On the other hand, when  $R_L$  is infinite, i.e., an open circuit, the load voltage is  $\nu_L = \nu_{oc} = i_s R_i$ .

#### 1.4.6 Source Equivalence and Transformation

From the standpoint of the load resistor, it is immaterial if a current or a voltage source is delivering power to  $R_{\rm L}$ . If, for example, 10 W is being delivered to a load resistance by a source that is enclosed in a black box, there is no way of knowing if the hidden source is a voltage or a current source. An equivalence between current and voltage sources must therefore exist, which we now define by stating that if two separate sources produce the same values of  $\nu$  and i in  $R_{\rm L}$ , then for electrical purposes the two sources are equivalent. The equivalence must hold for any load resistance, including  $R_{\rm L} = 0$  and  $R_{\rm L} = \infty$ ; in other words, if two sources produce the same short-circuit current,  $I_{sc}$ , when  $R_{\rm L} = 0$ , and the same open-circuit voltage,  $V_{oc}$ , when  $R_{\rm L} = \infty$ , then the sources are equivalent.

With the above statement of equivalence, we now have a convenient and quick way to transform between sources. For example, if we begin with the practical voltage source of Fig. 1.13a, we readily see that  $I_{sc} = V/R$ , and from Eq. (1.25),  $V_{oc} = V$ . Therefore, the equivalent practical current source, shown in Fig. 1.13a, has a current source of strength I = V/R in parallel with a resistance R. Similarly, if we start out with a current source and would like to find the equivalent voltage source, Fig. 1.13b shows that the current source of strength I in parallel with R gives  $I_{sc} = I$  when short-circuited and  $V_{oc} = IR$  when open-circuited. Therefore, the equivalent voltage source is easily obtained and is shown in Fig. 1.13b.




FIGURE 1.13 (a) A voltage source and its current source equivalent. (b) A current source and its voltage source equivalent.

Summarizing, we observe that under open-circuit conditions,  $V_{oc}$  always gives the voltage element (emf) of an equivalent voltage source, whereas under short-circuit conditions,  $I_{sc}$  always gives the current element of an equivalent current source. Furthermore, we easily deduce that the source resistance is always given by  $R = V_{oc}/I_{sc}$ . If we examine Fig. 1.13, we note that the source resistance is R and is the same for all four equivalents. That is, looking back into the terminals of the voltage source we see only resistance R, because the voltage source element, which is in series with R, is equivalent to a short (see Fig. 1.9c). Similarly, looking into the terminals of the current source, we see R, because the current source element itself, which is in parallel with R, is equivalent to an open circuit.

Open-circuit and short-circuit conditions, therefore, provide us with a powerful tool to represent complicated sources by the simple, equivalent sources of Fig. 1.13. For example, an audio amplifier is a source that provides amplified sound and therefore can be represented at the output terminals of the amplifier by one of the equivalent sources. To be able to view a complicated piece of equipment such as an amplifier simply as a voltage source in series with a resistance aids in the understanding and analysis of complex electronics. In the case of the audio amplifier, the equivalent source resistance is the output resistance of the amplifier, which for maximum power output to the speakers needs to be matched<sup>14</sup> to the impedance of the speakers that will be powered by the audio amplifier.

## 1.5 Series and Parallel Circuits

Although we have already presented such circuits when discussing Kirchhoff's laws (see Fig. 1.3), we will now consider them in detail. The series circuit in Fig. 1.3a was drawn in the shape of a loop. However, from now on we will use rectangular shapes for circuits as they appear neater and are easier to trace in complicated circuits. Figure 1.14a shows a voltage source and three resistors in a series circuit which we will now show to be equivalent to the one-resistor circuit of Fig. 1.14b by observing that the current is the same in every component of the circuit. Using Kirchhoff's voltage law, we obtain




FIGURE 1.14 (a) A series circuit and (b) its equivalent.

<sup>14</sup>Matching will be considered in detail in Section 1.6.5, Maximum Power Transfer and Matching.

$$v_{s} = v_{1} + v_{2} + v_{3}$$
  
=  $R_{1}i + R_{2}i + R_{3}i$   
=  $i(R_{1} + R_{2} + R_{3})$   
=  $i(R_{eq})$  (1.26)

for the circuit of Fig. 1.14a, and similarly we obtain  $\nu_s = iR_{eq}$  for the circuit in Fig. 1.14b. Hence, comparing, we conclude that the equivalent resistance of *N* resistors in series is

$$R_{\rm eq} = R_1 + R_2 + \dots + R_N \tag{1.27}$$

To the source, a series of resistors or a single equivalent resistor is the same, i.e., the  $\nu$ -*i* relationship is the same.

In review, we should note that small-case letters are used to denote quantities that could be time-varying ( $\nu_s = V \sin t$ ), whereas capital letters denote constant quantities, such as those for a 12 V battery ( $V_B = 12$  V). However, constant quantities can also be expressed by using small-case letters; e.g., the 12 V battery can be equally well referred to as  $\nu_s = 12$  V. Convention is to use the battery symbol when the voltage is produced by chemical action, but when a constant voltage is provided by a power supply or by a signal generator, which can produce time-varying voltages and constant ones, the voltage source symbol of Fig. 1.14 is appropriate. Another review point is the polarity convention, which has the current arrow pointing at the plus when the voltage is that of a sink (voltage drop), and at the minus when it is a source (voltage rise). The following example demonstrates these points.

# Example 1.4

Three sources are connected to a series of resistors as shown in Fig. 1.15a. Simplify the circuit and find the power delivered by the sources. Using Kirchhoff's voltage law to sum the voltages' drops and rises around the loop, we have, starting with the 70 V source,

$$-70 + 10i + 20 + 15i - 40 + 5i = 0$$
  
 $-90 + 30i = 0$   
 $i = 3A$ 

The loop current is therefore 3 A and the equivalent circuit is the two-element circuit of Fig. 1.15b. The power consumed by the resistors is  $i^2 R = 3^2 \cdot 30 = 270$  W, which is also the power produced by the equivalent source (90 V·3 A = 270 W). The individual sources produce




FIGURE 1.15 (a) A series circuit and (b) its equivalent.

70.3 = 210 W, -20.3 = -60 W, and 40.3 = 120 W. Clearly, the 20 V battery acts as a load—it is being charged by the remaining two sources at the rate of 60 W.

A second way of connecting elements was shown in Fig. 1.3b, when discussing Kirchhoff's current law. In such a parallel arrangement we see that the voltage is the same across both resistors, but the currents through the elements will be different. Let us consider the slightly more complicated, but still two-node, circuit shown in Fig. 1.16a. Summing currents at the top node, we have

$$i = i_1 + i_2 + i_3 \tag{1.28}$$

i.e., the sum of the three currents  $i_1 = v_s/R_1$ ,  $i_2 = v_s/R_2$ , and  $i_3 = v_s/R_3$  equals the source current *i*. Substituting for the resistor currents in Eq. (1.28), we obtain

$$i = v_s \left(\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3}\right) \tag{1.29}$$

The terms in the parentheses can be identified as the equivalent resistance of the parallel resistors. Using Ohm's law, we can define

$$i = v_s \frac{1}{R_{\rm eq}} \tag{1.30}$$

Hence, the equivalent resistance is

$$\frac{1}{R_{\rm eq}} = \frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3}$$
(1.31)

and the equivalent circuit is shown in Fig. 1.16b. Equation (1.31) is an often-used expression that is readily extended to N resistors in parallel. Particularly useful is the two-resistors-in-parallel expression

$$R_{\rm eq} = R_1 \| R_2 = \frac{R_1 R_2}{R_1 + R_2} \tag{1.32}$$

which is needed often and should be memorized. For example, a 1 k $\Omega$  and a 10 k $\Omega$  resistor in parallel are equal to an equivalent resistor of 0.91 k $\Omega$ ; i.e., two resistors in parallel have a resistance that is less than the smallest resistance.




FIGURE 1.16 (a) Two ways of drawing a two-node circuit of a voltage source and three resistors in parallel. (b) The equivalent circuit.

The analysis for resistors in parallel is somewhat easier if we make use of conductance *G*, which is defined as G = 1/R. Ohm's law can then be written as i = Gv, and Eq. (1.28) becomes

$$i = \nu_s (G_1 + G_2 + G_3) \tag{1.33}$$

Hence, conductances in parallel add, or

$$G_{\rm eq} = G_1 + G_2 + G_3 \tag{1.34}$$

and Eq. (1.34) is equal to Eq. (1.31), as  $G_{eq} = l/R_{eq}$ .

#### Example 1.5

Simplify the network of resistors shown in Fig. 1.17a, using the rules of series and parallel equivalents.

First, combine the 10  $\Omega$  resistors which are in parallel to give 5  $\Omega$ . Now combine this 5  $\Omega$  resistor with the 15  $\Omega$  resistor, which are in series, to give 20  $\Omega$ . Now combine the equivalent 20  $\Omega$  resistor which is in parallel with the 30  $\Omega$  resistor of the network to give 12  $\Omega$ . Finish by combining the equivalent 12  $\Omega$  resistor with the remaining 8  $\Omega$  resistor, which are in series, to give 20  $\Omega$ , which is the simplified network shown in Fig. 1.17b.




FIGURE 1.17 (a) A network of resistors and (b) its reduced equivalent.

#### 1.5.1 Voltage and Current Division

Practical circuits such as volume controls in receivers use voltage divider circuits, such as that shown in Fig. 1.18a (also known as a *potentiometer*), where the tap is movable for a continuous reduction of the voltage  $\nu$ . The voltage source  $\nu$  sees a resistance




FIGURE 1.18 (a) A voltage divider and (b) a current divider circuit.

which is  $R_1 + R_2$ , and  $\nu_2$  is the voltage drop across the  $R_2$  portion of the potentiometer. The current *i* flowing due to  $\nu$  is  $i = \nu/(R_1 + R_2)$ ; therefore the output voltage  $\nu_2$  is equal to  $iR_2$ , or

$$v_2 = v \frac{R_2}{R_1 + R_2} \tag{1.35}$$

which is the voltage-divider equation.

Equally useful, but more subtle, is current division. Figure 1.18b shows a current *i* that divides into two components  $i_1$  and  $i_2$ . To find the component currents we first determine *i* as

$$i = \frac{v}{R_1 \| R_2} = v \frac{R_1 + R_2}{R_1 R_2} \tag{1.36}$$

The current through  $R_1$  and  $R_2$  is simply given by  $\nu/R_1$  and  $\nu/R_2$ , respectively, which by use of Eq. (1.36) is

$$i_1 = i \frac{R_2}{R_1 + R_2} \tag{1.37}$$

and

$$i_2 = i \frac{R_1}{R_1 + R_2} \tag{1.38}$$

The above two equations establish the rules of current division. Although not as straight forward as voltage division, current division at the junction of two resistors follows the rule that the larger current flows through the smaller resistor. In the limit, for example, when  $R_1$  is a short, all the current flows through  $R_1$  and none through  $R_2$ , in agreement with Eq. (1.38), which states that ( $i_2 = 0$  for this case. When analyzing circuits, we need to have at our fingertips the rules of voltage and current division, which makes these rules worth memorizing.

## 1.6 Network Simplification

We have already simplified some circuits by applying the rules of series and parallel circuits. When considering more complicated circuits, usually referred to as networks, there are other, more sophisticated analysis tools at our disposal which we need to study and be able to apply. In electronics, we frequently encounter *one-port* and *two-port* devices. A one-port is a two-terminal circuit such as those shown in Fig. 1.13 or in Fig. 1.20. Two-ports are of great interest, because complicated electronic equipment can frequently be viewed as two-ports. For example, connections to an audio amplifier are made at the input and the output terminals. At the input, we connect a pickup device, whose weak signal is incapable of driving a speaker and therefore needs to be amplified. At the output, the amplifier acts as a powerful source and can easily drive a speaker that is connected to the output terminals. Hence, from the viewpoint of the user, a two-port depiction of an

amplifier is all that is needed. Furthermore, without having yet studied amplifiers, we can already deduce a fundamental circuit for an amplifier: at the output port, the amplifier must look like a practical source. We now have a simple, but highly useful, threecomponent model of an amplifier delivering power to a load: a voltage source in series with a source resistance is connected to a load such as a speaker which is represented by  $R_L$ . This simple circuit looks like that of Fig. 1.11a (with the battery replaced by a voltage source) and is a valid representation of an amplifier at the output terminals. We will consider now several theorems, including Thevenin's, which will formalize the replacing of all or part of a network with simpler equivalent circuits.

### 1.6.1 Equivalence

We have already referred to equivalence in the subsection on Source Equivalence and Transformation. To repeat: two one-port circuits are equivalent if they have the same  $\nu$ -*i* characteristics at their terminals.

### 1.6.2 Superposition

Circuit theory is a linear analysis; i.e., the voltage-current relationships for *R*, *L*, and *C* are linear relationships, as *R*, *L*, and *C* are considered to be constants over a large range of voltage and currents. Linearity gives rise to the principle of superposition, which states that in a circuit with more than one source present, the voltage or current anywhere in the circuit can be obtained by first finding the response due to one source acting alone, then the second source acting alone, and so forth. The response due to all sources present in the circuit is then the sum of the individual responses. This is a powerful theorem which is useful since a circuit with only one source present can be much easier to solve. Now, how do we shut off all sources in the circuit but one?<sup>15</sup> Recall what happens to an ideal voltage source when the amplitude is cranked to zero? One is left with a short circuit (see Fig. 1.9). Similarly, when a current source is cranked down to zero, one is left with an open circuit (see Fig. 1.12). Therefore, in a circuit with multiple sources, all sources except one are replaced with their respective short or open circuits. One can then proceed to solve for the desired circuit response with only one source present. The following example illustrates the technique.

# Example 1.6

Use superposition to find the current *i* in Fig. 1.19a. For linear responses only (voltage and current, but not power), the circuit of Fig. 1.19a is a superposition of the two circuits of Figs. 1.19b and c. Hence the current is the superposition of two currents: the first, due to the current source

<sup>&</sup>lt;sup>15</sup>In circuit jargon, this is also referred to as *killing a source*.




FIGURE 1.19 (a) A circuit with a voltage and current source present. (b) The voltage source is removed. (c) The current source is removed.

acting alone, is flowing to the left, and the second, due to the voltage source acting alone, is flowing to the right. Hence


$$i = i|_{v_s=0} + i|_{i_s=0}$$
  
=  $3\frac{10}{5+10} - \frac{6}{5+10}$   
=  $2 - 0.4 = 1.6A$ 

and a current of 1.6 A is flowing to the left in the circuit of Fig. 1.19a. Superposition, by breaking up a problem into a set of simpler ones, often leads to a quick solution and provides us with insight as to which sources contributes more.

It is tempting to calculate  $i^2 R$  power dissipated in, for example, the 5  $\Omega$  resistor by adding powers. We would obtain  $(2)^2 \cdot 5 + (0.4)^2 \cdot 5 = 20.8$  W, when in fact the actual power dissipated in the 5  $\Omega$  resistor is only  $(1.6)^2 \cdot 5 = 12.8$  W. This demonstrates succinctly that superposition applies to linear responses only, and power is a nonlinear response, not subject to superposition.

### 1.6.3 Thevenin's Theorem

This is one of the most powerful and useful theorems in circuit theory. It can greatly simplify analysis of many linear circuits and provide us with insight into the behavior of circuits. It allows replacing a complex one-port, that may contain many sources and complicated circuitry, by a practical source, i.e., a voltage source in series with a resistance. Let us consider Fig. 1.20a, which shows a general network, with two terminals for access. If the network is an amplifier, the terminals could be the output port to which a load, such as a speaker, represented by  $R_{\rm L}$ , is connected.



**FIGURE 1.20** (a) A one-port network of arbitrary complexity, connected to a load resistor. (b) A Thevenin's equivalent circuit. (c) A Thevenin's equivalent circuit for an amplifier with gain  $v_{out}/v_{in}$  and input and output resistance shown.

Thevenin's theorem states that, looking into the network to the left of the dashed, vertical line, the one-port can be replaced by a series combination of an ideal voltage source  $V_{\rm th}$  and a resistance  $R_{\rm th}$  (as shown in Fig. 1.20b), where  $V_{\rm th}$  is the open-circuit voltage of the one-port and  $R_{\rm th}$  is the ratio of the open-circuit voltage to the short-circuit current of the one-port. The open-circuit voltage is obtained by disconnecting  $R_{\rm L}$  and measuring or calculating the voltage, whereas the short-circuit current is obtained by shorting  $R_{\rm L}$ . When it is impractical to short the output,  $R_{\rm th}$  can also be obtained by killing all sources of the network (replacing voltage sources by shorts and current sources by open circuits) and calculating the resistance of the resulting network. This, of course, also applies to the equivalent network in Fig. 1.20b; shorting out the voltage source and looking into the network, we see  $R_{\rm th}$ .

Insofar as the load  $R_{\rm L}$  is concerned, the two networks (a) and (b) are equivalent; that is, the voltages and currents in  $R_{\rm L}$  produced by the two networks are the same. This is a surprising result and implies that any two terminals (a one-port) can be viewed as a practical source (Fig. 1.13), an observation that we already made in Section 1.4 when discussing source equivalence.<sup>16</sup> Even though our previous development of practical sources, especially that of viewing a one-port as a practical source, was sketchy, Thevenin's theorem puts it now on a firm basis. For example, a resistor *R* (which is a one-port device), when viewed as a practical source, will have  $R_{\rm th} = R$  and  $V_{\rm th} = 0$  according to Thevenin's theorem.

The intent of the material covered thus far is to give us a basis for our study of electronics. One of the basic building blocks in electronics is an amplifier. Even with a limited knowledge of this subject, we can use the development in the last sections to construct an elementary circuit for an amplifier, which we have sketched in Fig. 1.20c. We will view an amplifier as a two-port device—the input port is not considered as a source for obvious reasons, and hence it will be represented by a resistance; the output port, on the other hand, is expected to deliver power to a device such as a speaker, and hence it must act as a practical source. Figure 1.20c, therefore, shows an equivalent circuit for an amplifier in its most elementary form, which Thevenin's theorem enabled us to formulate. We will use this circuit repeatedly as our study of electronics progresses.

## 1.6.4 Norton's Theorem

Norton's theorem is a dual of Thevenin's theorem. It states that the equivalent circuit for a one-port can also be a practical current source (shown in Fig. 1.13). The resistance for the Norton circuit is the same as  $R_{th}$  for Thevenin's circuit. The Norton current is given by  $I_{sc}$ ,

<sup>&</sup>lt;sup>16</sup>This far in our development, when applying Thevenin's theorem, we are primarily restricted to DC circuits, which are a combination of resistors, voltage and current sources. Capacitors and inductors are treated as open circuits and short circuits, respectively, in DC analysis. In the next chapters we will show that Thevenin's theorem is equally applicable to AC circuits, where the concept of impedance can treat capacitors, inductors, and resistors as easily as resistors in DC analysis.

obtained by short-circuiting  $R_L$  and measuring the current. As we already have covered transformations between current and voltage sources, the relationship between Norton's and Thevenin's circuits should be clear.

#### Example 1.7

The circuit shown in Fig. 1.21a is supplying power to  $R_L$ . Find the Thevenin's and Norton's equivalent for the circuit to the left of  $R_L$ .


As both sources are DC sources, we have a DC circuit that can be simplified by replacing the inductor and capacitor by a short and open circuit, as shown in Fig. 1.21b. To find Thevenin's equivalent for the circuit of Fig. 1.21b, we must find the open-circuit voltage  $V_{oc}$ , which will be the Thevenin voltage, i.e.,  $V_{th} = V_{oc}$ . Using superposition, we first find  $V_{oc}'$  due to the 9 V battery, followed by  $V'_{oc}$  due to the 4 A current source:

$$V_{\text{th}} = V_{oc} = V'_{oc} + V''_{oc} \\ = 9V \frac{6}{3+6} + 4A \frac{3 \cdot 6}{3+6} \\ = 6V + 8V = 14V$$

To find  $R_{\text{th}}$ , we short the battery and open-circuit the current source and find the resistance at the terminals of Fig. 1.21b, which is a parallel combination of the 3 and 6  $\Omega$  resistors, that is,  $R_{\text{th}} = 3 || 6 = 2 \Omega$ . The equivalent circuit is now given in Fig. 1.21c, and as far as  $R_{\text{L}}$  is concerned there is no difference between the original and the equivalent circuit.

Had we started with Norton's equivalent, we would have obtained the short-circuit current by shorting the terminals in Fig. 1.21b, which would give us the Norton current  $I_n$ . Thus, using superposition again, we obtain

$$I_n = I_{sc} = 4A + 9V/3 = 7A$$



**FIGURE 1.21** (a)  $R_L$  is connected to a network whose Thevenin's equivalent is desired. (b) The simplified network when both sources are DC sources. (c) Thevenin's equivalent circuit. (d) Norton's equivalent circuit.

Hence, the Norton equivalent is a 7 A current source in parallel with a 2  $\Omega$  resistance, as shown in Fig. 1.21d. We can now double check:  $R_{\text{th}} = V_{\text{th}}/I_{sc} = 14/7 = 2 \Omega$ , which checks; also,  $I_n$  can be obtained from Thevenin's circuit by  $I_n = V_{\text{th}}/R_{\text{th}} = 14/2 = 7$  A, which also checks.

## 1.6.5 Maximum Power Transfer and Matching

We have spent considerable effort on sources up to this point, because much of electrical equipment, with the help of Thevenin's theorem, can be viewed as a practical source at the appropriate terminals—as, for example, the amplifier of Fig. 1.20c. It is now natural to ask, *how much power can a source deliver to a load that is connected to the source?* To answer this question, let us first replace an arbitrary source by its Thevenin's equivalent, as shown in Fig. 1.22a, connect a variable load to the source, vary the load, and see when maximum power is dissipated in the load. The circuit is practically identical to that in Fig. 1.11a, except that now, instead of voltage variations at the load, we are interested in power variations. The power delivered to the load is given by

$$P = i^2 R_{\rm L} = \left(\frac{V}{R + R_L}\right)^2 R_L \tag{1.39}$$


and is sketched in Fig. 1.22b. To find the value of  $R_{\rm L}$  that absorbs maximum power from the source, i.e., the condition of maximum power transfer, differentiate Eq. (1.39) with respect to  $R_{\rm L}$ ,

$$\frac{dP}{dR_{\rm L}} = V^2 \frac{(R+R_{\rm L})^2 - 2R_{\rm L}(R+R_{\rm L})}{(R+R_{\rm L})^4}$$

and equate the above derivative to zero, to obtain

$$R_{\rm L} = R \tag{1.40}$$

This is an interesting result, otherwise known as the *maximum power transfer theorem*, which states that maximum power is transferred from source to load when the load resistance  $R_L$  is equal to the source's internal resistance R. When  $R_L = R$ , the load resistance is



**FIGURE 1.22** (a) A variable load, denoted by the arrow across  $R_L$ , is connected to a source. (b) Plot of power dissipated in a load, versus load resistance, and plot of efficiency  $\eta$  versus  $R_L$ .

said to be matched. Under matched conditions, the maximum power delivered to the load is

$$P = i^2 R_{\rm L} = \frac{V^2}{4R_{\rm L}} \tag{1.41}$$

Similarly, power  $P' = i^2 R$ , which is dissipated in the internal resistance, is equal to *P*. The power  $P_s$  generated by the voltage source *V* is therefore  $P_s = iV = P + P' = V^2/(2R_L)$ . Under matched conditions, therefore, half the power generated by the source is delivered to the load and half is lost or dissipated by the source. The efficiency of maximum power transfer is, consequently, only 50%.

We can define the efficiency  $\eta$  of power delivery in general by

$$\eta = \frac{P_{\text{load}}}{P_{\text{source}}} = \frac{i^2 R_{\text{L}}}{iV} = \frac{R_{\text{L}}}{R + R_{\text{L}}}$$
(1.42)

which gives the efficiency as 50%, for matched conditions, as expected; 100% efficiency is obtained for internal resistance R = 0 (a very powerful source), or for  $R_{\rm L} \rightarrow \infty$  (no power absorbed by load).

When is maximum power transfer important and when is maximum efficiency important? The answer to these questions depends on the amount of power involved and the ease with which it can be generated. For example, power utilities, which generate many megawatts of electric power, do not operate under maximum power transfer, as then half of the power would be dissipated at the power plant, a very uneconomical, inefficient, and undesirable condition. It would require very large generators merely to dissipate the heat developed. Furthermore, the terminal voltage would drop to half, which by itself would be intolerable. Power systems, therefore, tend to be operated under maximum efficiency conditions, with a goal of keeping the terminal voltage as constant as possible as the load varies.

As little use as power engineers have for maximum power transfer, communication and electronics engineers live by it. In the communications industry, signals are often faint, barely above the noise level, with powers sometimes on the order of microwatts or less. Unlike in the power industry (which can control the value of *R*), control over the source of a received signal such as in a radio, television, or radar transmission usually does not exist. An electronics engineer has to maximize the signal from a circuit and efficiency may not be of importance. The highest signal-to-noise ratio which leads to the best reception in a communications system is usually obtained under maximum power transfer conditions. Hence, matching a speaker to an amplifier, or matching an antenna to a receiver, gives the best performance.

To recap, the maximum power transfer theorem states that maximum power is delivered to a load by a two-terminal linear network when that load is adjusted so that the terminal voltage is half its open-circuit value. The value of the load resistance  $R_{\rm L}$  will then be equal to the resistance looking back into the network, i.e., the Thevenin's resistance  $R_{\rm Th}$ . This theorem was developed for a practical voltage source, but in view of Norton's theorem it holds as well for a practical current source.

### Example 1.8

Using Thevenin's theorem, find the power dissipated in the 10  $\Omega$  resistor in Fig. 1.19a. Also, find what value of resistance will give maximum power dissipation.

Replacing the circuit in Fig. 1.19a to the left of the 10  $\Omega$  resistor by its Thevenin's equivalent circuit gives us a practical voltage source with  $V_{\text{th}} = 21$  V and  $R_{\text{th}} = 5 \Omega$ . The power delivered to the 10  $\Omega$  resistor is then equal to  $i^2 R = (21/15)^2 10 = 19.6$  W. For maximum power transfer, the load resistor should be changed to 5  $\Omega$ . This would give  $i^2 R = (21/10)^2 5 = 22.05$  W.


It is interesting to note that the power delivered to the 10  $\Omega$  resistor is not much less than the maximum, even though the resistance is far from being a matched resistance. The efficiency, though, has increased from 50% for the matched case to 66.7% for the 10  $\Omega$  load. This is fortunate for it means that to get almost the maximum power, loads need not be exactly matched. They need be only approximately equal to this value. Even a substantial mismatch, which can significantly increase the efficiency, can still produce almost maximum power.

# 1.7 Mesh or Loop Equations

When circuits become more complicated, the previous methods of solution superposition and Thevenin's—might not be adequate. Two powerful techniques—*mesh* analysis and *node* analysis—which are based on Kirchhoff's laws, can be used to solve circuits of any complexity. These two methods lead to a set of linear simultaneous equations with branch currents or node voltages as the unknowns. Rarely will we try to solve more than three or four simultaneous equations by hand or with the help of a calculator. Fortunately, a general-purpose computer program, known as SPICE (*S*imulation *P*rogram with *I*ntegrated *C*ircuit *E*mphasis) is readily available to help with real complicated networks. For our purposes, we will confine ourselves to circuits with two or three unknowns which we can readily solve.

Let us first define some terms. A *node* is a junction of three or more wires. A *branch* is any type of connection between two nodes. Without going into esoteric aspects of circuit topology, we can simply state at this time that the number of unknowns in a circuit is given by b - n + 1, where *b* is the number of branches and *n* is the number of nodes in a circuit. Figure 1.23 shows a circuit with three branches and two nodes. Hence, the number of unknowns is 2. In the mesh method, the unknowns are the mesh or loop currents  $i_1$  and  $i_2$ , which are assumed to flow only around the perimeter of the loop. We will use Kirchhoff's voltage law (Eq. 1.10) to write two *loop equations* for the two unknown loop currents  $i_1$  and  $i_2$ . Thus

Loop1: 
$$V = R_1 i_1 - R_1 i_2$$
  
Loop2:  $0 = -R_1 i_1 + (R_1 + R_2) i_2$  (1.43)



**FIGURE 1.23** A two-window circuit with the mesh currents shown. The current through  $R_1$  is to be found using mesh analysis.

where the voltage rises (sources) are on the left side and the voltage drops on the right side of each equation. Solving for the unknowns, we obtain

$$i_1 = \frac{V(R_1 + R_2)}{R_1 R_2}$$
 and  $i_2 = \frac{V}{R_2}$  (1.44)

Should it turn out that one or both of the unknown currents in Eq. (1.44) have a negative sign, it merely means that the actual direction of the mesh currents in Fig. 1.23 is opposite to that assumed. The actual current through the voltage source is therefore  $i_1$ in the direction shown, and the actual current through  $R_2$  is  $i_2$  also in the direction shown, but the current through  $R_1$  is a combination of the two loop currents

$$i_{R_1} = i_1 - i_2 = V \left(\frac{1}{R_1} + \frac{1}{R_2}\right) - \frac{V}{R_2} = \frac{V}{R_1}$$
(1.45)

The current through  $R_1$  thus flows in the direction of the loop current  $i_1$ . (The nature of this particular circuit is such that  $i_1$  is always larger than  $i_2$ . Why? Another check for this particular circuit comes from the fact that the voltage across  $R_1$  and  $R_2$  is always V, giving  $V/R_1$  and  $V/R_2$  as the currents through  $R_1$  and  $R_2$ , respectively.)

Mesh analysis is a powerful as well as a general method for solving for the unknown currents and voltages in any circuit. Once the loop currents are found, the problem is solved, as then any current in the circuit can be determined from the loop currents. One simplification should now be pointed out: instead of using the b - n + 1 formula we can simply count the number of windows in a circuit to determine the number of unknowns. The circuit in Fig. 1.23 has two windows, and thus two unknowns. Clearly each window is associated with a loop or mesh current.

Summarizing, we can give a series of steps that will simplify mesh analysis of a circuit with simple sources:

- (1) Replace all current sources by voltage sources.
- (2) Count the windows in the circuit and place a clockwise loop current in each window. The number of unknown currents is equal to the number of windows.
- (3) Apply Kirchhoff's voltage law to each loop or mesh and write the loop equations. Place all source voltages in a loop on the left side of the equation and all voltage drops on the right side. To help avoid mistakes, put voltage drop polarity marks on each resistor (positive where the loop current enters the resistor).

(4) You should now have a set of equations neatly arranged and ready to be solved for the mesh currents  $i_1$ ,  $i_2$ ,  $i_3$ ,... The solution will usually be carried out using determinants and Cramer's rule (detailed below), which is the standard method when solving simultaneous, linear equations. Even though the direction of the mesh currents is arbitrary, using only a clockwise direction, will result in a matrix which is symmetric, with positive diagonal terms and negative off-diagonal terms, which is nice when checking for errors. Furthermore, a diagonal term in the resistance matrix is the sum of all resistances in the respective mesh, and an off- diagonal term is the common resistance of two adjacent loop currents.

Node analysis is an alternative method which uses Kirchhoff's current law to sum currents at each node, which leads to a set of equations in which the voltages at each node are the unknowns. Since mesh or nodal analysis can be used to find unknowns in a circuit, we will not develop node analysis any further.

The following example demonstrates mesh analysis in detail.

### Example 1.9

Find the current in and the voltage across  $R_2$  in the circuit shown in Fig. 1.24. The circuit has five branches and three nodes, implying that three independent mesh equations are needed to determine all branch currents and voltages of the circuit. Or we can conclude the same by simply noting that the circuit has three windows.

As the loop currents and the resulting polarities on each resistor are already indicated, we can proceed to writing the loop equations. Beginning with the first loop and followed by the second and third,

$$V_1 = (R_1 + R_2 + R_5)i_1 - R_2i_2 - R_5i_3$$
  
-V\_2 = -R\_2i\_1 + (R\_2 + R\_3)i\_2 - 0i\_3  
-V\_3 = -R\_5i\_1 - 0i\_2 + (R\_4 + R\_5)i\_3




FIGURE 1.24 A three-window circuit with the loop currents sketched for each window.

Rewriting in matrix form, we can readily spot errors as the resistance matrix must be symmetric with positive diagonal and negative off-diagonal terms:

$$\begin{bmatrix} V_1 \\ -V_2 \\ -V_3 \end{bmatrix} = \begin{bmatrix} (R_1 + R_2 + R_5) & -R_2 & -R_5 \\ -R_2 & (R_2 + R_3) & 0 \\ -R_5 & 0 & (R_4 + R_5) \end{bmatrix} \begin{bmatrix} i_1 \\ i_2 \\ i_3 \end{bmatrix}$$

Notice how nicely that checks. Furthermore, the first diagonal term represents the sum of all resistances in loop 1, the second diagonal in loop 2, and the third diagonal in loop 3, another helpful check. Substituting the values of the resistances and voltage sources into the matrix, we obtain

$$\begin{bmatrix} 1\\ -2\\ -3 \end{bmatrix} = \begin{bmatrix} 8 & -2 & -5\\ -2 & 5 & 0\\ -5 & 0 & 9 \end{bmatrix} \begin{bmatrix} i_1\\ i_2\\ i_3 \end{bmatrix}$$

The three simultaneous equations for the unknown currents can be solved using the determinant method. The solution for  $i_1$  is obtained by first substituting the source column for the first column in the resistance matrix and dividing the resulting determinant by the determinant of the resistance matrix—this procedure is usually known as *Cramer's rule*.

$$i_{1} = \frac{\begin{vmatrix} 1 & -2 & -5 \\ -2 & 5 & 0 \\ -3 & 0 & 9 \\ \hline 8 & -2 & -5 \\ -2 & 5 & 0 \\ -5 & 0 & 9 \end{vmatrix}} = \frac{-66}{199} = -0.33A$$

where the determinants were evaluated by expanding in terms of their minors. Thus, the mesh current  $i_1$  equals 0.33 A and is flowing in a direction opposite to that indicated in Fig. 1.24.

Mesh current  $i_2$  is obtained similarly by first substituting the second column with the source column and evaluating the resultant ratio of determinants. After performing these operation we obtain  $i_2 = -0.53$  A. Again, the second mesh current is opposite in direction to that assumed in Fig. 1.24.

The current through resistor  $R_2$  can now be obtained as

$$i_{R_2} = i_1 - i_2 = (-0.33) - (-0.53) = 0.20$$
 A

and is flowing from top to bottom through resistor  $R_2$ . The voltage across  $R_2$  is given by

$$V_{R_2} = i_{R_2}R_2 = 0.20 \cdot 2 = 0.40 \text{ V}$$

and has a polarity that makes the top of resistor  $R_2$  positive.

# 1.8 Transients and Time Constants in RC and RL Circuits


A circuit that consists of resistors and capacitors is referred to as an RC circuit. However, most of the time when we speak of an RC circuit we mean a simple circuit with a single resistor and a single capacitor.

Except for a brief introduction to sinusoidal time variation when studying the characteristics of capacitors and inductors, we have only considered DC voltages and currents. This is not too surprising as the circuits thus far considered were driven by voltage sources such as batteries that produced constant outputs. But what happens during a brief time interval when a battery is switched into an RC circuit and before the circuit settles down to its steady state? During this time interval the circuit is said to be in the *transient* state. It is of great physical significance to be able to characterize a circuit during this time interval as it will show us, for example, how a capacitor charges when a RC circuit is connected to a battery or how a current builds up in an inductor when a RL circuit is connected to a battery, or how circuits respond to a battery that is repeatedly switched on and off, simulating a square wave.

## 1.8.1 RC Circuits

The circuit in Fig. 1.25a can charge a capacitor when the switch is in position 1, and discharge the capacitor in position 2. Resistor *R* must be included in this circuit as it is either part of the battery or part of a capacitor which is not ideal but is lossy, or is simply an external resistor that is added to the circuit to control the charging rate. With the switch thrown to position 1, at time t = 0, the voltage equation around the loop can be written as

$$V = Ri + \frac{q}{C} = Ri + \frac{1}{C} \int_0^t i(\sigma) d\sigma$$
(1.46)



**FIGURE 1.25** (a) A circuit that charges the capacitor to battery voltage *V* when the switch is in position 1 and discharges the capacitor when in position 2. (b) Charging current and (c) charging voltage, (d) Discharge circuit with (e) discharge current and (f) discharge voltage.

where it was assumed that the capacitor was initially uncharged, that is,  $\frac{1}{C} \int_{-\infty}^{0} i d\sigma = 0$ . As the battery voltage *V* is a constant, we can differentiate the above equation and obtain a simpler equation and its solution as

$$\frac{di}{dt} + \frac{i}{RC} = 0 \quad \text{where} \quad i = Ae^{-t/RC} \tag{1.47}$$

where *A* is an unknown constant, which must be determined from *initial conditions* of the circuit (information is lost when differentiating). We have learned that a capacitor has inertia for voltage, which means that if the capacitor voltage before throwing the switch was zero, the capacitor voltage immediately after the switch is thrown must remain zero, i.e.,

$$v_C(t=0^-) = v_C(t=0^+) = 0 \tag{1.48}$$

where the  $0^-$  and  $0^+$  imply a time just before and just after the switch is thrown. Since no voltage exists across the capacitor after the switch is thrown to position 1, we conclude that the current at that instant is given by *V*/*R*. Therefore, using Eq. (1.47), we can say that initial current is

$$i(t=0) = Ae^{-0} \equiv \frac{V}{R}$$
(1.49)

With constant *A* determined, we can now express the current for any time t > 0 as

$$i(t) = \frac{V}{R}e^{-t/RC} \tag{1.50}$$

The current decreases as the capacitor charges which increases the capacitor voltage from initially zero volts to

$$v_C = \frac{q}{C} = \frac{1}{C} \int_0^t i dt = \frac{1}{C} \int_0^t \frac{V}{R} e^{-t/RC} dt = V \left( 1 - e^{-t/RC} \right)$$
(1.51)

When the capacitor voltage  $v_C$  reaches the battery voltage *V*, the current ceases and the capacitor is said to be fully charged. This will occur as  $t \to \infty$  (or after a time  $t \gg RC$  has elapsed, where *RC* is the *time constant* of the circuit). The current and capacitor voltage are sketched in Fig. 1.25b and c, respectively.<sup>17</sup> The voltage across the resistor,  $v_R = R_i$ , follows the shape of the current curve.

Discharge of the capacitor will be effected when the switch is thrown to position 2; the battery is then disconnected and a short placed across the *RC* combination as shown in Fig. 1.25d. The equation describing this state is given by Eq. (1.47), with constant *A* determined again by Eq. (1.48), except that now initial conditions are  $\nu_{\rm C}(0^-) = \nu_{\rm C}(0^+) = V$ .

<sup>&</sup>lt;sup>17</sup>Alternatively, in place of Eq. (1.46), we could have written  $V = Ri + \nu_C = RC d\nu_C/dt + \nu_C$ , which when solved would give Eq. (1.51).

We are assuming that the capacitor was fully charged before the switch was thrown to position 2, i.e.,  $v_C = \frac{1}{C} \int_{-\infty}^{0} i \, dt = V$  The charged capacitor is now the source for the current, which initially is given by i = -V/R and now flows in the opposite direction. The discharge current for t > 0 is therefore given by  $i = -(V/R)e^{-t/RC}$  and is sketched in Fig. 1.25e. The capacitor voltage during discharge is

$$v_{C}(t) = \frac{1}{C} \int_{-\infty}^{t} i dt = V + \frac{1}{C} \int_{0}^{t} i dt$$
  
=  $V - \frac{1}{C} \int_{0}^{t} \frac{V}{R} e^{-t/RC} dt = V e^{-t/RC}$  (1.52)

and is sketched in Fig. 1.25f. During discharge, the charged capacitor acts as the source for current *i* as well as the resultant  $i^2R$  losses in the resistor. The difference between a battery and a charged capacitor as a source is that a battery can sustain a constant current whereas a charged capacitor cannot. As the capacitor discharges, the current decreases exponentially because less charge is available subsequently. On the other hand, a battery, due to its chemistry, has a specified voltage which produces a constant current dependent on the load and, because it has a reservoir of chemical energy, can maintain that current. Only when the stored chemical energy is nearly depleted does the current begin to decrease (and soon thereafter we pronounce the battery to be dead).

If we throw the switch before the capacitor is fully charged, then the initial voltage when discharge begins will be the voltage  $\nu_{\rm C}(0^-)$  that existed on the capacitor before the switch was thrown to position 2. For this situation, Eq. (1.52) would become

$$v_C(t) = v_C(0^-) + \frac{1}{C} \int_0^t i dt = v_C(0^-) e^{-t/RC}$$
(1.53)

which reduces to Eq. (1.52) for the case when the capacitor is fully charged ( $\nu_{\rm C}(0^-) = V$ ) at the time the switch is thrown to state 2. One can observe that Eq. (1.53) is therefore a more general expression than Eq. (1.52). It is hoped that no confusion arises because there are two sets of  $0^-$  and  $0^+$ , one for the first transient when the switch is thrown to position 1, and one for the second transient when the switch is thrown to position 2.

## 1.8.2 Time Constant

A *time constant*  $\tau$  is associated with an exponential process such as  $e^{-t/\tau}$ . It is defined as the time that it takes for the process to decrease to 1/e or 37% of its initial value (1/e = 1/2.71 = 0.37). Hence, when the process is 63% complete a time  $t = \tau$  has elapsed. Time constants provide us with a convenient measure of the speed with which transients in circuits occur. By the time  $1\tau$ ,  $2\tau$ ,  $3\tau$ ,  $4\tau$ , and  $5\tau$  have elapsed, 37%, 13%, 5%, 1.8%, and 0.67% of the transient remain to be completed. We can then state that for most practical purposes a transient will be completed at the end of, say, five time constants, as only two-thirds of 1% of the original transient then remains. Consequently, a knowledge of the time constant allows us to estimate rapidly the length of time that a transient process will require for completion.

Referring to Eq. (1.50), we see that in a capacitor-charging circuit, the current will have decayed to 1/*e* or to 37% of its initial value in a time of t = RC. Hence, the time constant  $\tau$  for an RC circuit is *RC*. We could have also examined voltage and come to the same conclusion. For example, using Eq. (1.51), which gives the capacitor voltage, we conclude that the time that it takes to charge an initially uncharged capacitor to 63% (1 - 1/e = 1 - 1/2.71 = 0.63) of the battery voltage *V* is the time constant  $\tau$ .

We can now make an important observation: the time constant is a characteristic of a circuit. Therefore, in an RC circuit, the time constant  $\tau = RC$  is the same for charge or discharge—which can be easily seen by looking at the charging voltage (Eq. 1.51) and comparing it to the discharge voltage (Eq. 1.52).

There is another aspect of time constants that should be understood. We observe that a transient would be complete in the time of one time constant  $\tau$  if the current in Fig. 1.25b were to decrease at the same slope that it began. We can differentiate Eq. (1.50), evaluate it at t = 0, and obtain  $di/dt = -i(0)/\tau$ . This gives us the slope of a straight line, which if it starts at i(0) = V/R, intersects the *t*-axis at  $\tau = RC$ . This curve is shown as a dashed line in Fig. 1.25b. In summary, we can state the following: The time constant is the time in which the current in the circuit would reach its final value if it continued to change at the rate at which it initially started to change.

## RC Circuits and Speed Limitation in Digital Electronics

Another very important aspect of RC circuits is that their characteristics are a major limitation to the speed of digital computers. In a microprocessor, gates which are interconnected transistor circuits, process signals which are a stream of "0" and "I." One can view interconnects between gates as two copper wires with capacitance between the wires (as well as the capacitance at the wire input and wire output), essentially RC circuits as shown in Fig. 1.25a. A stream of zero and ones that flows from gate to gate can be mimicked by a voltage rise to V in Fig. 1.25c (capacitor C fills with electrons) followed by a voltage drop to zero in Fig. 1.25f (C drains off electrons). This fill-drain process takes time. Toggling the switch in Fig. 1.25a between positions 1 and 2 would create such a digital or bit stream of ones and zeros. As just pointed out, it takes time to charge C, starting from zero volts, to reach state "1" represented by voltage V. If we toggle the switch at a speed, say, every few time constants  $\tau$ , where  $\tau = RC$ , the capacitor will charge to practically V and discharge to practically zero volts, hence we should be able to recognize the resulting wave shape as a stream of square pulses, that is as "1"s followed by a "0"s. A time longer than a few time constants would be even better, as it would further decrease the error rate in recognizing the ones and zeros in the bit stream (similarly toggling less than a time constant, capacitor will not be able to fully charge to V and not be able to fully discharge to zero. greatly increasing the error rate and possibly making the bit stream unrecognizable as "0" and "1"s). However, remember that we are trying to send signals as fast as possible, but yet with an acceptable error rate. This usually means that, for example, in a computer with a 1 V power supply, we recognize logic "1" as a voltage between 0.7 and 1 V and logic

(1.54)

"0" as a voltage between 0 and 0.3 V with a gap of 0.4 V between the two states which should result in an acceptable error rate. So, for example, if a connection between logic gates has a resistance R of  $\approx 1 \text{ k}\Omega$  (gate and wire) and capacitance C of  $\approx 10 \text{ fF}$  ( $f = 10^{-15}$ ) (gate and wire), resulting in a time constant (or single gate delay) of  $\tau \approx 10$  ps. A microprocessor logic path has n gates, where n is typically 20–40 gates, making the total delay *T* about  $T = n\tau \approx 400$  ps. If we use  $\tau$  as the shortest time that we can change logic gates, then we can state that the maximum computer operating frequency is given by  $f_{max} = (T)^{-1} = 2.5$  GHz which is typical for a laptop computer. Clearly reducing R and C would enable to perform calculations faster. Besides R and C, we have transistor on-off switching speed, heat dissipation in processors with multi-billion transistors as additional speed limitations.

RC circuits also characterize the heat generated in microprocessors. Transistors in processors are basically on-off switches similar to the two position switch in Fig. 1.25a. With switch in position 1, voltage across C will build to V (we are generating logic "1") and C will store energy  $w_C = \frac{1}{2}CV^2$  (see Eq. 1.18). During this process the charging current flows through R and generates heat given by  $w_R = \int_0^{\infty} i^2 R dt = \int_0^{\infty} \frac{v^2}{R} e^{-\frac{2t}{RC}} dt = \frac{1}{2}CV^2$ , where Eq. (1.50) was used for i. Adding these two energies, we see that the battery or power supply must supply energy of  $CV^2$ . Switching to position 2 (now generating a "0"), the capacitor discharges its energy in R, which is again given by  $w_R = \int_0^{\infty} i^2 R dt = \frac{1}{2}CV^2$  where the discharge current shown in Fig. 1.25e was used. We now see that in a single on-off cycle, an amount of  $CV^2$  heat energy in Joules must be dissipated. Given computer speed as  $f_{max}$ , then in 1 s, energy  $f_{max}CV^2$  in Joules must be dissipated. To reduce generated heat, the power supply for a microprocessor is nowadays roughly between 0.8 (14 nm CMOS) and 1.0 V (28 nm CMOS). Whereas in older, slower computers, voltages of up to 5 V were used.

## 1.8.3 RL Circuits

Figure 1.26a shows an RL circuit to which a battery is connected at t = 0. Using Kirchhoff's voltage law, we obtain for t > 0

 $V = v_{\rm L} + v_{\rm R} = L \frac{di}{dt} + Ri$ 




FIGURE 1.26 (a) A battery connected to an RL circuit and the (b) resultant current and (c) inductor voltage.

Rearranging the above differential equation in the form of (d/dt)i + (R/L)i = V/L, we can obtain the particular and general solution for current *i* by inspection as

$$i = Ae^{-t/(L/R)} + \frac{V}{R}$$
 (1.55)

The unknown constant A can be determined from the initial condition of the circuit, which is assumed to be that no current flowed in R or L before the switch was closed, that is,

$$i|_{t=0} = 0 = A + \frac{V}{R} \tag{1.56}$$

With *A* determined, we can now give the complete current for time t > 0 as

$$i(t) = \frac{V}{R} \left( 1 - e^{-t/\tau} \right) \tag{1.57}$$


where the time constant for an RL circuit is equal to  $\tau = L/R$ . The current response is plotted in Fig. 1.26b. The voltage response across the inductor,  $v_L = L\frac{di}{dt} = Ve^{-t/\tau}$ , is also given in Fig. 1.26c. It shows that all of the battery voltage is developed across the inductance at t = 0 and that for t > 0,  $v_L$  decays to zero as the transient dies out and the inductor begins to act as a short circuit. Battery voltage V is then entirely across R, that is V = Ri.

We can now observe that when closing the switch in an inductive circuit, the current changes first rapidly and then more gradually. If the current would not decrease exponentially, but continued to change at the initial rate, it would complete the entire change in a time equal to the time constant of the circuit.

Inductors, such as wire-wound coils, especially iron-cored ones, tend to be somewhat bulky and heavy. Unlike RC circuits, RL circuits find use mostly in higher power applications, such as in transformers, relays, etc.

#### Example 1.10

Figure 1.27a shows an inductive circuit. Before the switch is closed it is assumed that the circuit was in this state for a long time and all transients have died down, so the current through the battery and the inductor is  $i(0^-) = 10/(20 + 30) = 0.20$  A. At time t = 0 the switch is closed. As the inductor has inertia for current, we can state that  $i_L(0^-) = i_L(0) = i_L(0^+) = 0.20$  A. It is



**FIGURE 1.27** (a) A transient is created in an inductive circuit by closing the switch at time t = 0. (b) Thevenin's equivalent. (c) Inductor current after closing the switch.

desired to find the current  $i_L$  through the inductor for t > 0. In addition to the battery, the inductor becomes a source during the duration of the transient. It has energy stored in the form of  $\frac{1}{2}Li^2(0)$  at the time the switch is closed. As the current  $i_L$  for t > 0 is desired, let us replace the circuit to the left of the inductor by Thevenin's equivalent. To do so we first remove *L* and find the open-circuit voltage which is the Thevenin's voltage, i.e.,

$$V_{oc} = V_{\text{th}} = 10 \text{ V} \frac{40}{20 + 40} = 6.7 \text{ V}$$

Thevenin's resistance is obtained after replacing the battery by a short as

$$R_{\rm th} = 30 + \frac{20 \cdot 40}{20 + 40} = 43.3 \ \Omega$$

The equivalent circuit valid for t > 0 is shown in Fig. 1.27b. The time constant is  $\tau = L/R = 4/43.3 = 0.09$  s. After the transient dies down,  $i_L$  settles down to  $i_L(\infty) = 6.7/43.3 = 0.15$  A. Therefore, at the time the switch is closed the inductor current is 0.20 A, decaying exponentially after that and settling down to its final value of 0.15 A. Putting this in equation form, we obtain for t > 0

$$\begin{split} i_{\rm L}(t) &= i_{\rm L}(\infty) + (i_{\rm L}(0^+) - i_{\rm L}(\infty))e^{-t/\tau} \\ &= 0.15 + (0.20 - 0.15)e^{-t/0.09} \\ &= 0.15 + 0.05e^{-t/0.09} \end{split}$$

which is the desired answer and is plotted in Fig. 1.27c.

# 1.9 RLC Circuits

## 1.9.1 Introduction


Electronics and Communications systems are essentially RLC circuits combined with active elements such as transistors, diodes, etc. Components of these systems which are oscillators, filters, amplifiers, etc. are based on the characteristics of RLC circuits such as resonance and frequency band-pass. One can expect that the analysis of RLC circuits will be more complicated than that of RL and RC circuits which were covered in the previous sections. RL and RC circuits each contained one energy storage element, L which stored energy as  $\text{Li}^2/2$  and C which stored energy as  $\text{Cv}^2/2$ . The differential equations which described RL and RC circuits were found to be first-order Eqs. (1.54) and (1.47), with one unknown constant. To determine the constant required one known initial condition. In RLC circuits, both energy storage elements are present. This, as we will shortly show, results in second-order differential equations with two unknown constants. To determine these constants will now require two known, independent initial conditions. These equations, once obtained, determine the behavior of current i and voltage v in RLC circuits.

In passing, it should be mentioned that in nature second-order differential equations are very relevant as they describe mathematically much of the behavior of physical systems in

the real world. It was widely believed, at the beginning of the 20th century, that all physical behavior is continuous and is governed by second-order differential equations. Energy has to be continuous as a jump in energy would require infinite forces which in the real world do not exist. Max Planck, however, showed this not to be true in general as quantum theory which he discovered showed that quanta are discontinuous, that is energy occurs in "bundles." Nevertheless, the behavior of most familiar physical systems is indeed described by second-order differential equations. For example, a pendulum as it swings back and forth experiences energy loss due to bearing friction while exchanging kinetic and potential energy (the two energies). A weight suspended by a spring exchanges energy with the energy in the spring as it moves up and down; the suspension system in automobiles is basically such a system. Other examples are top floors of tall buildings swaying inches when subjected to strong wind gusts, suspension bridges, air plane wings, diving boards, flutes, an elastic stick stuck into the ground, etc. A characteristic in all these physical systems<sup>18</sup> is an exchange of two energies in addition to loss of energy usually due to some type of friction. In other words, these practical systems mimic RLC circuit behavior. Since RLC circuits have been studied extensively, a wealth of mathematical information exists about them. This can be of great help to engineers who are designing and building physical systems as they can now use RLC circuit analysis to model and see what effects changes in weight, stiffness, etc. will have in their systems.

# 1.9.2 Parallel RLC Circuit: The Source-Free Case

We begin with a generic, parallel-connected RLC circuit, shown in Fig. 1.28, also referred to as a source-free circuit. Why is this case important? It is fundamental in electronics and communications circuits. To begin, if we want to know the characteristics of a system, we can "shock" it briefly then step back and observe. The resultant behavior, called the natural behavior, is then the characteristic and is sometimes referred to as the "signature" of the system. As the energy of the initial shock is consumed by friction or other losses, the response dies out, usually decreasing exponentially to zero and we refer to this zero as the



**FIGURE 1.28** A parallel RLC circuit with initial inductor current i(0). The circuit is now energized with magnetic energy (note that in the figure  $i = i_L$ ).

<sup>18</sup>One can ask a philosophical question why only two energy storage elements are common in practical, dynamic systems.

steady state. In practice we usually connect or drive the system with a source such as sinusoidal, digital or pulsed signal; the response to such sources will be called the forced response and will be considered later in the section. In a linear system the total response will then be the sum of natural and forced; if for example we are seeking a voltage response v, the total response will be stated as  $v_t = v_n + v_f$ . We know that in a linear system, which circuits are, the sum of two solutions is also a solution. In other words, if source one produces solution one and if source two produces solution two, then, if both sources are present at the same time, the solution is the sum of the two solutions.

If no sources are connected to the circuit for some time, it would be considered an inactive or a "dead" circuit, that is, i = v = 0; we can also call this its steady state. In an analogy to a physical, two-energy system such as a pendulum this would correspond to the pendulum at rest, that is, inactive. To observe the pendulums natural motion, we can give it some initial energy either by lifting it up (potential energy), letting go and observing its motion or hitting it briefly sideways (kinetic energy), and observing its natural motion. Similarly, to observe the natural behavior of i and v in our circuit, we can imagine that at some time, say t = 0, an initial current i(0) is present in the inductor L (magnetic energy)<sup>19</sup> as shown in Fig. 1.28. Now we are ready to find how the voltage v behaves in this one-node circuit as the initial magnetic energy Li<sup>2</sup>/2 is depleted as heat in the resistor R. Summing the currents at the top node, we have

$$i_{R} + i_{L} + i_{C} = 0$$

$$\frac{v}{R} + \frac{1}{L} \int_{0}^{t} v dt - i(o) + C \frac{dv}{dt} = 0$$
(1.58)

The minus sign for i(0) is a consequence of the convention that currents flowing away from a node are positive. Also note that currents in an inductor are continuous and cannot take jumps, that is  $i(0) = i(0^-) = i(0^+)$ , (see Sections 1.4.3 and 1.8.3).

It is assumed that the capacitor is initially uncharged, that is  $v_c(0^-) = v_c(0^+) = 0$ . Note that the node voltage v is also the capacitor voltage  $v_c$  and the resistor voltage  $v_R$ . The above equation is also referred to as a homogeneous equation because the right-hand side is zero, implying that no independent voltage or current source is present in the circuit.

To solve an integral equation such as Eq. (1.58) is usually difficult. However, if we differentiate Eq. (1.58) with respect to time *t*, we obtain a differential equation which are generally easier to solve. Thus, we obtain

$$C\frac{d^2v}{dt^2} + \frac{1}{R}\frac{dv}{dt} + \frac{1}{L}v = 0$$
(1.59)

<sup>19</sup>Similar to the case of the pendulum which can be activated in two different ways, we could have also activated our circuit with an initial voltage across the capacitor (electric energy) and zero inductor current. This approach is natural had we started with a series RLC circuit and then written the loop equation for voltages, we would then find that v(0) instead of i(0) would be part of the integral equation for loop current, analogous to the node Eq. (1.58) for voltage. We will consider series RLC circuits later in this section.

where R, L, and C are assumed to be constants over a large range of i and  $v^{20}$ . If we now assume that at time t = 0 the circuit is energized (or "shocked") with an initial current i(0), then the resulting solution to the above homogeneous equation should give us the natural voltage response v for this circuit. It should now be noted that Eq. (1.59) contains less information than Eq. (1.58) because when differentiating, all constants convert to zeros. However, we will shortly see that the lost information in constant i(0) of Eq. (1.58), will be reintroduced when solving for node voltage v.

It is well known that linear differential equations with constant coefficients, like Eq. (1.59), have exponentials as solutions<sup>21</sup>. Therefore, let us try the solution

$$\mathbf{v}(\mathbf{t}) = \mathbf{A}\mathbf{e}^{\mathbf{s}\mathbf{t}} \tag{1.60}$$

where A and s are arbitrary complex numbers to be determined. Substituting Eq. (1.60) in Eq. (1.59) gives

$$CAs^{2}e^{st} + \frac{1}{R}Ase^{st} + \frac{1}{L}Ae^{st}$$

Factoring out common terms, we obtain

$$\operatorname{Ae}^{\operatorname{st}}\left(\operatorname{Cs}^{2} + \frac{1}{R}s + +\frac{1}{L}\right) = 0$$
 (1.61)

We have now obtained an equation that has two factors, the term outside the parenthesis and the term inside. For a nontrivial solution to v, we assume that the first factor cannot be zero, that is, we are not interested in the trivial solution v(t) = 0. Therefore, if the first factor cannot be zero in general, then to satisfy Eq. (1.61), the second must be zero, that is

$$\left(\operatorname{Cs}^{2} + \frac{1}{R}s + \frac{1}{L}\right) = 0 \tag{1.62}$$

This equation is also known as the characteristic equation as it will characterize the behavior of our circuit. The above is a second-order algebraic equation which has two independent solutions (or roots); using the quadratic formula we obtain

$$s_{\frac{1}{2}} = -\frac{1}{2RC} \pm \sqrt{\left(\frac{1}{2RC}\right)^2 - 1/LC}$$
 (1.63a)

Let us now change to a simpler but commonly used notation for s. We can write the above equation as

$$s_{\frac{1}{2}} = -\alpha \pm \sqrt{\alpha^2 - \omega_0^2}$$
(1.63b)

 $^{20}$ Also note that if R, L and C are constants, then all circuits that we consider will be linear and time invariant. If the coefficients in Eq. (1.59) were functions of v, the circuit would be nonlinear. If they were functions of time t, the circuit would be time varying.

<sup>21</sup>The reason for that statement is the simple notion that if an assumed solution, when substituted in the differential equation, satisfies that equation, then it is a solution. Furthermore, we will shortly show that s is a constant which depends on R, L, C and A is a constant which depends on initial conditions.

where  $\alpha = 1/2$ RC is known as the damping or attenuation coefficient and  $\omega_0 = 1/\sqrt{LC}$  as the resonant frequency.

Second order equation in general have two solutions. Since we are given two roots,  $s_1$  and  $s_2$ , we can now revise our solution, Eq. (1.60), and obtain two solutions to our differential Eq. (1.59), that is

$$\mathbf{v}(t) = A_1 e^{s_1 t} + A_2 e^{s_2 t} \tag{1.64}$$

In mathematical texts this is referred to as the homogeneous solution to the homogeneous Eq. (1.59). Note that in a linear system, the sum of two solutions is also a solution. We already determined s, it now remains to determine the constants. It will take two independent initial conditions to find the two constants,  $A_1$  and  $A_2$ . The initial conditions must be known before solving for voltage v(t). One, the initial condition i(0), is usually known as it is given beforehand. However, the second condition has to be constructed from the known parameters of the circuit which sometimes can be a little difficult.

# 1.9.3 Three Distinct Solutions for Eq. (1.64)

Before we go on, let us first observe that for our RLC circuit there will be three different solutions for node voltage v(t), that are based on the three different solutions for s of characteristic Eq. (1.62). The three cases are (a) roots  $s_1$  and  $s_2$  are real and different, (b)  $s_1$  and  $s_2$  are real and identical, and (c)  $s_1$  and  $s_2$  are complex and different:

# Case 1. The Overdamped Case: Large Losses, $\alpha^2 > \omega_0^2$

For this case, the first term, under the square root in Eq. (1.63a) (the loss term (1/2RC)<sup>2</sup>, called so because it includes R) is larger than the second term, 1/LC. This is equivalent to stating that  $R < 1/2 \sqrt{L/C}$ , recalling that in a parallel RLC circuit, losses increase with decreasing resistance. For this case, we will show that the attenuation coefficient  $\alpha$  and related heat losses, i<sup>2</sup>R (or v<sup>2</sup>/R), are relatively large when compared to the other two cases. Again, what activates this circuit is the initial energy that is stored in L or C<sup>22</sup>.

Let us compare this case to our familiar mechanical system: a pendulum at rest when lifted or kicked sideways would again return to its original rest position without overshooting, that is, not swinging back and forth, because bearing friction is relatively large. In the same way (as we will shortly show), the RLC circuit when excited, the voltage v will first rise but then again settle to zero when the initial magnetic energy, 1/2 L i(0)2, is

<sup>&</sup>lt;sup>22</sup>We must be careful when comparing heat loss in a resistor which we state as i<sup>2</sup>R or v<sup>2</sup>/R in watts and energy stored in inductance which is Li<sup>2</sup>/2 in Joules. As power is the time rate of doing work or alternatively work in Joules is the integration of power in Watts, a resistor converts energy  $\int_0^t \frac{v^2}{R} dt$  in Joules into heat. Therefore, a resistor will continue producing heat as long as the inductor can maintain a current through R. Obviously energy Li<sup>2</sup>/2 in the inductor must decrease while R is producing heat. One can now state that R is an energy conversion element while L and C are elements that can only store energy. In other words, energy can only flow towards R while it can flow to or from L and C.




FIGURE 1.29 The natural or homogeneous response of voltage v in an RLC circuit when the circuit is overdamped (Eq. 1.69), critically damped (Eq. 1.71), underdamped (Eq. 1.75) and slightly underdamped (Eq. 1.76).

expended. Clearly the losses in this case are  $dominant^{23}$ . We will refer to this as the overdamped case.

# Case 2. The Critically Damped Case: Medium Losses, $\alpha^2 = \omega_0^2$

When the two terms under the square root in Eq. (1.63a) are equal, that is, when resistance equals R = 1/2, then  $s_{1=} s_{2=} -\alpha = -1/2RC$ . We now have only one solution to Eq. (1.62). It can be shown that a second independent solution exists which is an exponential multiplied by time *t*, that is Ate<sup>st</sup>. We will show that this is the case when the voltage, after rising and peaking (see Fig. 1.29), returns to its original value in the fastest time, faster than in the overdamped case (analogously, he pendulum returns to its original position in the fastest time). This is a medium loss case and will be referred to as the critically damped case (see also footnote 22).

# Case 3. The Underdamped Case: Small Losses, $\alpha^2 < \omega_0^2$

The third case occurs when the roots in Eq. (1.63a) or (1.63b) are complex. This happens when the energy-related term 1/LC is larger than the energy dissipation term  $(1/2\text{RC})^2$ . The range for resistance is now  $R > 1/2 \sqrt{L/C}$ . A consequence is that we now have to consider square roots of negative numbers, better known as imaginary numbers<sup>24</sup>.

 $<sup>^{23}</sup>$  The losses can be friction in a bearing of a pendulum or in the case of a circuit, heat losses  $i^2 R$  or  $v^2 / R$  in the resistor R.

<sup>&</sup>lt;sup>24</sup>We must be careful when using imaginary numbers. Note that  $\sqrt{ab} = \sqrt{a\sqrt{b}}$  does not hold in general. For example,  $1 = \sqrt{1} = \sqrt{(-1)(-1)} \neq \sqrt{-1}\sqrt{-1} = -1$ .

The response also takes on a different character: instead of exponentially decreasing and coming to rest (the steady state) as in the above two cases, we will find (refer to Fig. 1.29) that as the voltage response decreases, it overshoots and begins to oscillate, that is, voltage v is now an exponentially damped sinusoid (in the pendulum analogy, the pendulum swings back and forth before coming to rest). This is the most interesting case in engineering as it leads to sinusoidal signals, resonance, bandwidth, modulation, etc., in other words "electronics." It also comes with a dilemma: in the real world, circuits and signals are real, meaning, driving a circuit<sup>25</sup> with a real function the response must also be real; imaginary terms have no meaning.

Let us now see how we can reconcile imaginary numbers imposed on our analysis by the solutions of a quadratic equation. When the energy-related term is larger than the loss term in Eq. (1.63b) will result in a square root of a negative number, that is

$$\sqrt{-1}\sqrt{\omega_0^2 - \alpha^2} = j\sqrt{\omega_0^2 - \alpha^2} = j\omega_d$$
(1.65)

where  $j = \sqrt{-1}$  and  $\omega_d$  is referred to as the damped natural frequency<sup>26</sup>. Since square roots of negative numbers have no real meaning we call them imaginary numbers. So how do we use imaginary numbers when we know that current, voltage, output, etc. in circuits are real functions. Let us first observe that before imaginary numbers were introduced, numbers that could be arranged on a linear scale from negative to positive were simply called numbers. Now we must call them real numbers to differentiate them from imaginary ones. Complex numbers that have a real and imaginary part can now be thought as an extension from a line to a plane where the horizontal axis is the real and the vertical axis the imaginary part.

So how do we proceed to work with our solution Eq. (1.64) (when A and s can be complex), which to be a realistic solution must be a real function of time in response to any real input. First let us introduce Euler's Identity:  $e^{\pm jx} = \cos x \pm j \sin x$ . Factoring out common terms, we can now write our solution as

$$\mathbf{v}(t) = \mathbf{e}^{-\alpha t} \left( \mathbf{A}_1 e^{j\omega_d t} \pm \mathbf{A}_2 e^{-j\omega_d t} \right) = e^{-\alpha t} \left[ (\mathbf{A}_1 + \mathbf{A}_2) \cos \omega_d t + \mathbf{j} (\mathbf{A}_1 - \mathbf{A}_2) \sin \omega_d t \right]$$
  
$$= \mathbf{e}^{-\alpha t} \left[ \mathbf{A}_3 \cos \omega_d t + \mathbf{A}_4 \sin \omega_d t \right]$$
  
$$= \mathbf{A}_5 e^{-\alpha t} \cos \left( \omega_d t + \beta \right)$$
  
(1.66)

where  $A_1$  and  $A_2$  can be complex constants, but  $A_3$ ,  $A_4$ ,  $A_5$  and  $\beta$  are again real constants. So whenever we have complex roots we should use the last two expressions of Eq. (1.66) which are real functions of time. To reflect: even though we had to consider complex numbers and pointed out that they were not practical in real world situations, we were still able to obtain a practical solution for voltage v because the roots of the characteristic Eq. (1.62) occurred as a conjugate pair.

Again, the validity of the above expressions, Eq. (1.66), can be verified by substituting directly in the primary differential equation (Eq. 1.59).

<sup>&</sup>lt;sup>25</sup>Since R, L, C are real, the coefficients in the differential equation (Eq. 1.59) which describe a circuit are also real. Hence in a real, linear system such as a circuit, real inputs produce real outputs. Therefore, if complex roots occur, we need to find a way to work with such roots to give us real outputs. We will shortly find: roots that are complex pairs can yield real outputs. Note also that a complex number when added to its complex conjugate is a real number.

<sup>&</sup>lt;sup>26</sup>In mathematical usage  $i = \sqrt{-1}$ ; however in circuits i is reserved for current, so engineers use j.

# 1.9.4 Complete Solutions for the Three Cases

### The Overdamped Case

Let us consider our parallel circuit, Fig. 1.28, and choose parameters  $R = 7 \Omega$ , L = 8 H, and C = 1/56 F. This gives for the attenuation coefficient  $\alpha = 4$  and for the resonant frequency  $\omega_0 = \sqrt{7}$ . Initially the circuit is considered to be dead, meaning, all charges, currents and voltages are zero. Suppose the circuit is then "shocked" with an inductor current, say i(0) = 3 A. To find the resulting voltage response, we can use Eq. (1.64), but first we must determine the two unknown constants A<sub>1</sub> and A<sub>2</sub>. If we were given voltage at two different times, we could then find A<sub>1</sub> and A<sub>2</sub>. However, we only know voltage at one time t = 0, which because the capacitor is uncharged at that time is v(0) = 0 (since q = Cv). Then Eq. (1.64) at t = 0 reduces to

$$0 = A_1 + A_2 \tag{1.67}$$

We now have one equation in two unknowns. What is needed is another, independent equation to determine the two unknowns. We are given two initial conditions. One is v(0) = 0 which we already used to give us Eq. (1.67). The second is i(0) = 3. If we use it with the capacitor current expression i = C dv/dt will give us a second equation for the unknown constants (note that a function v and its derivative dv/dt are independent). Consider the initial circuit for which i(0) = 3,  $v(0) = v_C(0) = v_R(0) = 0$  is given. Since initial voltage across the resistor is zero means that initial resistor current is also zero ( $i_R(0) = 0$ ). Therefore, all initial inductor current must flow through capacitor C (it presents zero resistance to the inductor current). Using Eq. (1.64), differentiating and evaluating at t = 0 gives

$$i(0)/C = A_1s_1 + A_2s_2$$

Using Eq. (1.63b) we find that  $s_1 = -1$  and  $s_2 = -7$ . Applying these values in the above equation we get

$$168 = -A_1 - 7 A_2 \tag{1.68}$$

Now we have two equations in two unknowns. Solving Eqs. (1.67) and (1.68) simultaneously we obtain for the two constants  $A_1 = 28$  and  $A_2 = -28$ . Substituting these values in Eq. (1.64) gives us the natural response for this circuit which for  $t \ge 0$  is

$$v(t) = 28(e^{-t} - e^{-7t})$$
 Volts (1.69)

A sketch of this overdamped case is show in Fig. 1.29. As expected, the node voltage v first rises, peaks and then decays to zero as the energy in the inductor is depleted as heat released by the resistor (i<sup>2</sup>R or v<sup>2</sup>/R losses). Some texts would refer to this case with  $\alpha = 4$  and R = 7  $\Omega$  as very heavy damping.

The sketch of voltage v in Fig. 1.29 is determined by the difference of two exponential terms which have different time constants. The time constant of the first term is 1 s and 1/7 s for the second term. Clearly the exponential term with the shorter time constant dies out more rapidly, hence, the voltage is determined primarily by the first term, that is, by  $28e^{-t}$ , at least for times  $t \ge 1$  s.

### The Critically Damped Case

If we reduce the losses (i.e., decrease damping) in our circuit<sup>27</sup> by increasing resistance R, we will come to a point in Eq. (1.63b) when  $\alpha^2 = \omega_0^2$  which when solved gives for R = 10.58  $\Omega$ , with L = 8 and C = 1/56 kept the same. For the damping coefficient  $\alpha$  we obtain  $s_1 = s_2 = -\alpha = -1/2RC = -\omega_0 = -\sqrt{7} = -2.65$ . The homogeneous solution, Eq. (1.64), now results in a single exponential solution and needs to be modified. Voltage v, for this case can now be written as

$$\mathbf{v}(t) = e^{-\alpha t} (A_1 + t A_2) \tag{1.70}$$

because an exponential solution and one multiplied by t can be shown to be independent solutions (found readily in books on differential equations). We again use initial conditions to determine the constants. Using the initial condition v(0) = 0 in the above equation gives  $A_1 = 0$ . To obtain the second constant we again use dv/dt since a function v and its derivative are independent. Differentiating the above equation gives  $dv/dt = A_2 e^{-\alpha t}(1 - \alpha t)$  and when evaluated<sup>28</sup> at t = 0 results in  $dv(0)/dt = A_2$ . As in the overdamped case, we know that for a capacitor  $dv(0)/dt = i(0)/C = 3/(1/56) = 168 = A_2$ . We can now state the critically damped response as

$$\mathbf{v}(t) = 168 \, t \, e^{-2.65t} \mathbf{V} \tag{1.71}$$

The voltage given by the above equation is sketched in Fig. 1.29.

We note that decreasing losses by increasing R, that is, decreasing the damping coefficient  $\alpha$  from 4 in the overdamped case to 2.65, the response peaks higher but settles to its steady state faster. Steady state is obviously zero volts when  $t = \infty$ . In practice, we usually define a settling time as the time when the process has decreased to 1% of its maximum value. In our examples we find the settling time for the overdamped case to be 5.09 s, and 2.89 s for the critically damped case. As we will see in the next case, decreasing losses further, the response ceases to be exponential but undershoots and becomes oscillatory.

#### The Underdamped Case

We will now continue to decrease losses (i.e., continue decrease damping) by increasing resistance substantially to, say  $R = 56 \Omega$ , but keeping the storage elements L, C and the resonant frequency  $\omega_0 = \sqrt{7} = 2.65$  the same. This decreases the damping coefficient to  $\alpha = 0.5$ . Using Eqs. (1.63b) and (1.65), we obtain for

$$s_{1} = -\alpha \pm j\sqrt{\omega_{0}^{2} - \alpha^{2}} = -\alpha \pm j\omega_{d} = -0.5 \pm j2.60$$
(1.72)

Since,  $\alpha^2 \ll \omega_0^2 (0.25 << 7)$ , the exponential damping or attenuation is much smaller than for overdamping and critical damping.

<sup>27</sup>In a parallel RLC circuit losses decrease as R increases and in the limit of infinitely large resistance, losses are zero as the circuit is simply an LC circuit, shown in Fig. 1.30. In comparison, however, in a series-connected RLC circuit, Fig. 1.33, losses decrease as R decreases and in the limit of zero resistance losses are zero as the circuit is again simply an LC circuit.

<sup>28</sup>Note that we are using a short-hand notation: dv(0)/dt means dv(t)/dt evaluated at t = 0.

We now proceed to the solution for this case; using Eq. (1.66), we can write

$$\mathbf{v}(\mathbf{t}) = e^{-\alpha t} [\mathbf{A}_3 \cos \omega_d t + \mathbf{A}_4 \sin \omega_d t]$$
(1.73)

Again we need to determine the constants from the given initial conditions, v(0) = 0 and i(0) = 3. Using v(0) = 0 in the above equation results in  $A_3 = 0$ , which when applied in the above equation gives us

$$\mathbf{v}(t) = e^{-\alpha t} \mathbf{A}_4 \sin \omega_d t = e^{-0.5t} \mathbf{A}_4 \sin 2.6t \tag{1.74}$$

To determine the remaining coefficient, we use our second initial condition, i(0) = 3. To do this, we first differentiate Eq. (1.73)

$$dv/dt = e^{-\alpha t} A_4(\omega_d \cos \omega_d t - \alpha \sin \omega_d t)$$

Evaluating the above expression at t = 0 gives  $dv(0)/dt = A_4\omega_d$ . Since we know that for a capacitor i = C dv/dt, and also that all of the inductor current initially must flow through the capacitor (see discussion following Eq. 1.67), we can say that dv(0)/dt = i(0)/C = 3/(1/56) = 168. Equating both expressions for dv(0)/dt, we can now solve for the remaining constant and obtain  $A_4 = 168/\omega_d = 168/2.6 = 64.6$ . Our final expression is

$$\mathbf{v}(t) = 64.6 \, e^{-0.5t} \sin 2.6t \tag{1.75}$$

We plot the underdamped response, given by the above equation, in Fig. 1.29. We notice that voltage v starts at zero, increases with time but then begins to decrease to zero; zero is the steady state response just as in the case of overdamped and critically damped. However, before v reaches steady state, it first overshoots negatively then positively, in other words it looks like a sinusoidal oscillation that is exponentially damped and could oscillate like that for a long time if resistance R is sufficiently large<sup>29</sup>. We can now easily visualize that voltage v could be a pure sinusoid if we had no exponential attenuation, that is,  $\alpha = 0$ . This is possible when  $R = \infty$ , then losses  $v^2/R$  vanish in the system, (or circuit in our case) and oscillations would continue unabated at the resonant frequency  $f_0 = w_0/2\pi$ . Such a pure sinusoid suggests perpetual motion. However, in our case it simply means that after shocking the circuit with an initial inductor current, there is no mechanism anymore to dissipate the initial energy. Such an un-attenuated sinusoid is a useful waveform that commercial signal generators provide.

To generate a pure sinusoidal signal, let us imagine that an electronically generated "negative resistance R" is connected in parallel to the RLC circuit shown in Fig. 1.28. Since the resistance of two parallel-connected resistors is given by  $R_1R_2/(R_1 + R_2)$ , we obtain that  $-RR/(-R + R) = \infty$ . The infinite resistance reduces the RLC to an LC circuit which as expected has no damping ( $\alpha = 0$ ). As suggested above, such a circuit when excited will therefore oscillate forever at the resonant frequency  $w_0$ , while periodically exchanging electric energy  $1/2Cv^2$  in the capacitor with magnetic energy  $1/2Li^2$  in the inductor. A commercial signal generator that provides sinusoidal signals, the resonant frequency  $f_0$ 

<sup>&</sup>lt;sup>29</sup>Note: strong underdamping,  $\alpha < \omega_0$ , means light damping. Light underdamping,  $\alpha < \omega_0$ , means stronger damping. No underdamping,  $\alpha = \omega_0$ , means strong enough damping to reach critical damping at which point there is no overshoot, that is, no oscillatory behavior.

of which a user can change, is such a device by changing L or C. Active circuits in the signal generator readily synthesize the negative resistance alluded to here.

### A Slightly Underdamped Case

In the above underdamped example, we considered a large resistance  $R = 56 \ \Omega$  (when compared to R in critical damping) which resulted in greatly decreased losses; such light damping also resulted in a voltage v response which looks almost sinusoidal. Recall that critical damping is between exponential and oscillatory behavior of voltage v. Perhaps we can better understand the effects of varying losses by first using an  $R = 13 \ \Omega$  which is only slightly larger than resistance  $R = 10.58 \ \Omega$  used for critical damping. The damping coefficient then becomes  $\alpha = 1/2RC = 1/2(13)(1/56) = 2.15$  and the damped frequency  $\omega_d = \sqrt{\omega_0^2 - \alpha^2} = 1.54$ . The voltage response for this slightly underdamped case, using Eq. (1.75), is then

$$\mathbf{v}(t) = 109 \, e^{-2.15t} \sin 1.54t \tag{1.76}$$

where 168/1.54 = 109 and v(t) is sketched in Fig. 1.29. We can see that it still overshoots but only slightly and oscillations are barely recognizable on the sketch. We can now make an interesting observation: if a system with a fast response time is desired, faster than critical damping, one could allow a moderate overshoot (assuming the system can tolerate a small overshoot), that is, underdamp the system slightly. For example, in Fig. 1.29, the settling time for overdamped is 5.09 s, for critical damping it is 2.89 s and for slight underdamping it is 1.56 s. Thus, allowing some overshoot, results in the fastest response time.

Another application of underdamping is in real world systems such as bridges, airplane wings, automotive suspensions etc., which when slightly underdamped can be made lighter in weight. Consider aircraft where weight is crucial. Allowing a wing to flex (underdamped) so it can be made lighter is the norm, considering that advances in modern materials makes such construction possible. If you have ever flown in stormy or turbulent weather it is unnerving to see a wing twist and flap. Some people handle such a scary situation by drawing the shade and ordering another drink. But not to worry, the underdamped wing is built sufficiently strong to withstand turbulent weather (Nevertheless, look up Tacoma Narrows Suspension Bridge Collapse in 1940).

Another characteristic of interest is the effect that damping has on the frequency of an *underdamped* system. The resonant frequency, in our examples, is  $\omega_0 = \sqrt{7} = 2.64$ , and is the frequency if damping is absent, in other words, no losses or equivalently  $R = \infty$ . The voltage response in this case is a pure, un-attenuated sinusoid (see next section). When losses enter, the frequency decreases, that is,  $\omega_d < \omega_0$ , because friction hinders motion. Therefore, for small losses or small damping, as is the case for  $R = 56 \Omega$ , frequency  $\omega_d$  decreased only slightly to 2.60, as was shown in Eq. (1.72). However, increasing damping to  $R = 13\Omega$ , damped frequency  $\omega_d$  decreased considerably to 1.54. If we continue increasing damping, oscillations would stop as the system becomes overdamped.

In summary we can say that the degree of damping, which strictly depends on the parallel resistance R in all three cases, causes the different voltage shapes of the over, critically, and underdamped (R < 1/2RC, R = 1/2RC, R > 1/2RC) circuit shown in Fig. 1.29. So why does the voltage overshoot and start to oscillate in one case whereas in the other, voltage rises and simply decays to zero. In the overdamped case, by the time voltage v peaks, much energy is already lost to heat while at the same time the remaining stored energy is transferred to capacitor C. All of this energy is then consumed during the exponential decay of voltage. In the underdamped case, however, losses are so small that by the time voltage peaks, most of the stored energy in L is transferred to C. Voltage then declines and overshoots. But before it overshoots, at v = 0, energy is transferred back to L again with only small losses. After overshooting, when v is a negative max, energy is again transferred to C, then as voltage moves back to zero, energy is back in L, thus completing a period at the damped frequency  $\omega_d$ , with this process repeating. The oscillatory nature of voltage means that energy (or current) flow from L to C, then from C to L continues until all energy is dissipated in heat losses. As a matter of fact, if resistance R were infinite, this process of energy exchange between L and C would continue ad-infinitum. Such pure sinusoids were already discussed in the second paragraph following Eq. (1.75) and will again be in the following section.

The exchange of energies in L and C which causes the sinusoidal variation in voltage and current in an underdamped circuit can be perplexing and mysterious to a student at first. It might be helpful to compare this to the sinusoidal or harmonic motion of a simple pendulum which is also caused by energy exchange between two energies, that is, by potential and kinetic energy. If a pendulum initially at rest is lifted to a higher position and let go, it will swing back and forth. At the lifted, high position it is motionless and possesses only potential energy. When let go it will swing across, reach maximum speed (at its rest position) at which it possesses only kinetic energy. This exchange process between potential and kinetic energy continuous until bearing friction consumes pendulum energy and the pendulum comes to rest. Similar to continuous sinusoidal motion in a circuit, the pendulum can be made to oscillate continuously by providing external energy that will negate friction, i.e., by periodic kicking of the pendulum or by some other means.

### The Lossless or Undamped Case

If we increase resistance R to infinity<sup>30</sup>, that is, remove R from the RLC circuit shown in Fig. 1.28, we obtain the simple loop LC circuit, shown in Fig. 1.30. Since the element which




FIGURE 1.30 Sinusoidal voltage response v(t) of an LC circuit that is initially energized by i(0) = 3 A.

<sup>30</sup>In the paragraph following Eq. (1.75), we discussed that an active circuit could generate infinite resistance

absorbs and dissipates energy is removed, we expect that the initial energy stored in L will cause a pure sinusoidal voltage response. To show this, we can use Eq. (1.75) for the underdamped case and readily modify it for the R =  $\infty$  condition. Damping coefficient  $\alpha = 1/2\text{RC} = 0$  (i.e., no damping), and  $\omega_d = \omega_0 = \sqrt{7} = 2.65$ . The amplitude is 168/ 2.646 = 63.5. Equation (1.75) then modifies for the lossless case and is

$$v(t) = 63.5 \sin 2.646 t$$
 (1.77)

The oscillatory graph of the above equation is shown in Fig. 1.30 as a pure sinusoid without any exponential decay.

# 1.9.5 Additional Examples for the Parallel RLC Circuit

# Example 1.11. Verify that the initial energy stored in inductor L is dissipated as heat in resistor R.

To demonstrate this, let us choose the overdamped case, with parameters L = 8 Henry's, C = 1/56 Coulombs, R = 7 Ohms. For this case, it was stated that an initial current of i(0) = 3 A existed in the inductor at t = 0, which implied that an energy of

$$W_L = 1/2Li(0)^2 = 1/2(8)3^2 = 36 J$$

was stored in L. The voltage response to the initial inductor current "shock" was derived and is given by Eq. (1.69). This node voltage v(t) is across resistance R, causes a current through R and gives rise to  $i^2R$  (or  $v^2/R$ ) losses that are converted to heat. Since we know v, we will express the heat losses as (see also footnote 5)


$$\int_{0}^{\infty} \frac{v^2}{R} dt = \int_{0}^{\infty} \frac{\left(28(e^{-t} - e^{-7t})\right)^2}{7} dt = 28^2 \int_{0}^{\infty} \frac{\left(e^{-2t} + e^{-14t} - 2e^{-8t}\right)}{7} dt = 36 \text{ Joules}$$

which when evaluated gives 36 J. We have now shown that the initial energy stored in L is entirely consumed as heat in R. The integration was from 0 to  $\infty$  which accounts for the entire voltage signal starting at 0 and finishing again at zero which (for any exponential) is its steady state. Of course, for many purposes, the exponential reaches its "practical steady state" much before  $\infty$ . For example, even if we were to use the settling time instead of  $\infty$ , the error would be small.

We also expect that the same energy balance exists for the voltage signals in the critically and the underdamped case. But we will leave that for homework.

# Example 1.12. RLC circuit and Equivalent Mechanical System with Mass, Damping, and Spring.

We made references several times that RLC circuit analysis is applicable in many real world systems. Let us consider a common system where a mass m is suspended by a spring (constant k) and a dashpot (constant D) as shown in Fig. 1.31.



**FIGURE 1.31** (a) A weight suspended by a spring and a dashpot (shock absorber). (b) Resulting motion of m when displaced a distance *x*.

A dashpot, is similar to a bicycle pump and provides friction to motion. It acts as a shock absorber and absorbs and damps shock impulses by converting the kinetic energy of the shock into heat. If you ever pumped air into a tire, you learned that the force needed to pump is proportional to the speed of pumping. Force applied to the spring is proportional to distance the spring is stretched. We have now two energies present: the potential energy of the spring which provides the restoring force, and which in turn depends on how far the spring is stretched, and the kinetic energy of mass m  $(1/2 \text{ mv}^2)$  which depends on how fast m Is moving. The equation of motion for mass is given by Newton's second law of motion:  $F = ma = m d^2x/dt^2$ , where F is the sum of restoring force –kx and damping force –D dx/dt. Thus

$$F = ma$$
$$-kx - D\frac{dx}{dt} = m\frac{d^2x}{dt^2}$$
$$m\frac{d^2x}{dt^2} + D\frac{dx}{dt} + kx = 0$$

We now readily see that this equation is almost identical to Eq. (1.59). Thus if we identify "m with C," "D with 1/R" and "k with1/L," we can use all solutions of Eq. (1.59) to also analyze our mechanical system. Identifying  $\alpha = D/2m$ ,  $\omega_0 = \sqrt{k/m}$ ,  $\omega_d = \sqrt{\frac{k}{m} - \left(\frac{D}{2m}\right)^2}$ . If the damping coefficient D is sufficiently small, we have the underdamped case, which using Eq. (1.66) can be written as

$$\mathbf{x}(\mathbf{t}) = \mathbf{X}_0 e^{-\alpha t} \cos\left(\omega_d t + \beta\right)$$

where  $X_0$  and  $\beta$  are constants, depending on how far the weight is pulled down before letting go and observing its motion, which for small D will be damped harmonic motion, shown in Fig. 1.31. If the force of friction increases, D becomes too large and the above equation is no longer valid. The motion will cease to be periodic and becomes critically damped or overdamped as the weight returns to its steady state or equilibrium position when released from its displacement  $X_0$ . (Fig. 1.31 shows a mass m when pulled from its equilibrium position and released will return to its original position in an over, critically or underdamped manner). The above system, when put into practice, is one that we are all familiar with, it is the automotive suspension or shock absorber system in our cars. The weight of an automobile can be divided into two parts, unsprung and sprung. The unsprung is the weight of the tires, springs and shock absorbers, whereas the remaining car weight, which is most of the weight of the car, is sprung. For a smooth car ride, sprung weight should be large and unsprung should be as small as possible, then, when the car encounters a pothole or a bump, the sprung weight would be little affected by the bumpiness in the road, meaning a smooth ride, while the unsprung weight, being light in comparison, would be able to follow the unevenness of the road. A well-designed suspension system for public use is a compromise between a stiff suspension, good for racing and a softer, more underdamped one. A too underdamped suspension, when encountering a pothole, the wheels can vibrate excessively (usually when shocks go bad, i.e., they lose friction). When properly working, one expects the wheels to be sufficiently exponentially damped to allow for only one or two vibrations (somewhat resembling the slightly underdamped shape in Fig. 1.29).

### Example 1.13. Determine current $i_{L}$ (t) in the RLC circuit shown.

The RLC circuit is shown in Fig. 1.32. The switches are closed at t = 0. Two switches are used so inductor and capacitor can each have, for t < 0, stored energy independent of each other. The solution for t > 0 is therefore the response to initial inductor current as well as initial capacitor voltage. Differential equation (1.59) applies again and determines both inductor current and capacitor voltage. We have already learned that a second order differential equation has two solutions and two arbitrary constants. To determine the constants, we need two independent initial conditions which we assume here are given as  $i_L(0) = I_0$  and  $v_C(0) = V_0$  and which are different from those specified in Section 1.9.4, which were  $i_L(0) = 3A$  and  $v_C(0) = 0$ . What is different in this case is that in addition to inductor current activating the circuit, capacitor voltage is also active in the circuit. The solution here, for inductor current and node voltage, has the same form as that in Eq. (1.64)

$$\mathbf{v}(t) = A_1 e^{s_1 t} + A_2 e^{s_2 t} \tag{1.64}$$

We will now determine  $A_1$  and  $A_2$  for the given initial conditions. Using first  $v_C\left(0\right)=V_0$ , the above equation reduces to

$$V_0 = A_1 + A_2$$




FIGURE 1.32

#### 58 Electronics and communications for scientists and engineers

The second condition is not as easily applied. We know that for an inductor v = L di/dt or  $i = 1/L \int v dt$ . To use the second initial condition,  $i_L(0) = I_0$ , we first express inductor current i as an integral of voltage v

$$i(t) = 1/L \int (A_1 e^{s_1 t} + A_2 e^{s_2 t}) dt$$
$$= \frac{1}{L} \left( \frac{A_1}{s_1} e^{s_1 t} + \frac{A_2}{s_2} e^{s_2 t} \right)$$

Evaluating the above at t = 0 gives

$$\mathbf{i}(\mathbf{0}) = \frac{1}{L} \left( \frac{\mathbf{A}_1}{\mathbf{s}_1} + \frac{\mathbf{A}_2}{\mathbf{s}_2} \right)$$

Since  $i(0) = I_0$ , we have now a second equation for the two unknown constants  $A_1$  and  $A_2$ , which is

$$I_0 L = \frac{A_1}{s_1} + \frac{A_2}{s_2}$$

After solving the two simultaneous equations, we obtain that  $A_1 = (s_1/(s_1 - s_2))(V_0 - I_0Ls_2)$ and that  $A_2 = (s_2/(s_1 - s_2))(-V_0 + I_0Ls_1)$ . Substituting these in the above expression for i(t), we obtain for t > 0

$$i_{L}(t) = \frac{(V_0/L - I_0 s_2)}{(s_1 - s_2)} e^{s_1 t} + \frac{(-V_0/L + I_0 s_1)}{(s_1 - s_2)} e^{s_2 t}$$
(1.78a)

which gives us the desired result. The above equation is easily checked to see that it reduces to  $i_L(0) = I_0$ .

The above case was for  $s_1 \neq s_2$ . For critical damping, the characteristic roots are identical, that is,  $s_{1=} s_2$ . The solution for inductor current, when t > 0, can then be shown to be

$$i_{L}(t) = (I_{0} + (V_{0}/L - I_{0}s_{1})t) e^{s_{1}t}$$
(1.78b)

Derivation of the above equation is left for homework.

### 1.9.6 Series RLC Circuit: The Source–Free Case

The series RLC circuit shown in Fig. 1.33 is the dual of the parallel RLC circuit shown in Fig. 1.28. This means that equation for the node voltage, Eq. (1.59), in the parallel circuit is of the same form as that for the loop current, Eq. (1.80), in the series circuit.<sup>31</sup> Hence, the

<sup>&</sup>lt;sup>31</sup>Alternatively, the same meaning could also have been stated as follows: 'This means that equation for the node current, Eq. (1.58), in the parallel circuit is of the same form as that for the loop voltage, Eq. (1.79), in the series circuit'.




FIGURE 1.33 Loop current in a series RLC circuit with two different sets of initial conditions and a sketch of the currents.

solution of the parallel and series circuit is dependent on solving one equation. Using Kirchhoff's voltage law to write the loop equation for the series circuit gives

$$\mathbf{v}_{\mathrm{R}} + \mathbf{v}_{\mathrm{L}} + \mathbf{v}_{\mathrm{C}} = \mathbf{0}$$
  

$$\mathbf{R}\mathbf{i} + \mathbf{L}\frac{d\mathbf{i}}{dt} + \frac{1}{C} \int_{0}^{t} \mathbf{i} dt - \mathbf{v}_{\mathrm{C}}(\mathbf{0}) = \mathbf{0}$$
(1.79)

The  $v_C(o)$  term accounts for any charge on the capacitor at t = 0. Note that t = 0 is an arbitrary choice, usually chosen to coincide with a transient such as closing or opening a switch; we can choose any convenient time such as  $t_0$  for  $v_C$  and for the lower integral limit. Again as in the parallel case we will differentiate the above equation and obtain a differential equation which is simpler to solve, but noting that the process of differentiating will destroy all constants, that is, initial conditions, which will need to be restored when solving for the unknown constants which accompanies any solution to the differential equation. Differentiating, we obtain a homogeneous or source-free equation

$$L\frac{d^{2}i}{dt^{2}} + R\frac{di}{dt} + \frac{1}{C}i = 0$$
(1.80)

Since this equation for series current i is analogous to Eq. (1.59) for parallel voltage v, we can again use  $i(t) = Ae^{st}$  as a solution and proceed as before for Eq. (1.62) to obtain the characteristic equation for Eq. (1.80), which is

$$Ls_2 + Rs + \frac{1}{C} = 0 \tag{1.81a}$$

which when solved gives us the characteristic roots for the series circuit

$$s_{1} = -\frac{R}{2L} \pm \sqrt{\left(\frac{R}{2L}\right)^{2} - \frac{1}{LC}} = -\alpha_{s} \pm \sqrt{\alpha_{s}^{2} - \omega_{0}^{2}}$$
(1.81b)

where  $\omega_0 = 1/\sqrt{LC}$  is the resonant frequency (or undamped natural frequency),  $\omega_d$  is the damped natural frequency. However,  $\alpha_s = R/2L$  is the series attenuation coefficient which differs from that for the parallel case. The reason for the different damping coefficient is that losses or damping in a series circuit increase with resistance R, that is, i<sup>2</sup>R, whereas in the parallel circuit, losses decrease with R, that is, v<sup>2</sup>/R. Current, in series circuit is that is known.

Since no external sources are present, we again assume the circuit is activated by an initial voltage  $v_c(0)$  on the capacitor at t = 0. The objective is to find the (natural or homogeneous) response to this "shock" for times t > 0. Of course in the more general case we can have an initial current in the inductor as well as an initial voltage on the capacitor.

The homogeneous solution, as in the parallel case, consists, of two terms:

$$\mathbf{i}(\mathbf{t}) = A_1 e^{s_1 t} + A_2 e^{s_2 t} \tag{1.82}$$

This solution can be written in different forms, depending on the values of constants  $\alpha_s$  and  $\omega_0$ . Just as in the parallel case, the solution depends on whether the roots are real and distinct, real and identical, or complex. We can summarize:

Overdamped: 
$$\alpha_s^2 > \omega_0^2$$
, or  $R > 2\sqrt{L/C}$ ,  $s_1 \neq s_2$ ,  $i(t) = A_1 e^{S_1 t} + A_2 e^{S_2 t}$  (1.82a)

Critically damped: 
$$\alpha_s^2 = \omega_0^2$$
 or  $\mathbf{R} = 2\sqrt{L/C}$ ,  $\mathbf{s}_1 = \mathbf{s}_2 = -\alpha_s$ ,  $\mathbf{i}(t) = (A_1 + A_2 t)e^{-\alpha_s t}$  (1.82b)

Underdamped:  $\alpha_s^2 < \omega_0^2$ , or  $\mathbf{R} < 2\sqrt{L/C}$ ,  $\mathbf{s}_1 \neq \mathbf{s}_2$ ,  $\omega_d = \sqrt{\omega_0^2 - \alpha^2}$ ,  $\mathbf{i}(\mathbf{t}) = \mathbf{e}^{-\alpha_s t} [A_1 \cos \omega_d t + A_2 \sin \omega_d t]$  (1.82c)

So we see that except for constant  $\alpha_s$ , analysis is the same as for the parallel case.

Example 1.14. In the series RLC circuit shown in Fig. 1.33, determine i(t) for t > 0 if (a)  $v_c(0) = 3 V$ , and if (b)  $v_c(0) = 3 V$  and  $i_L(0) = 10 \text{ mA}$ .

(a) In the series RLC circuit we have R = 600  $\Omega$ ,L = 1 H, C = 1/200  $\mu$ F. With these values,  $\alpha_s = R/2L = 300 \text{ s} - 1$ ,  $\omega_0 = 1/\sqrt{LC} = 14140 \text{ rad/s}$ . Since attenuation coefficient is much

smaller than the resonant frequency ( $\alpha << \omega_0$ ) implies underdamping, with a damped frequency  $\omega_d = \sqrt{\omega_0^2 - \alpha^2} \approx \omega_0$ . The current response, using the above Eq. (1.82c), is then  $i(t) = e^{-300t} [A_1 \cos 14140 t + A_2 \sin 14140 t]$ 

Since only the capacitor is initially energized ( $v_C(0) = 3 V$ ), and no current flows at t = 0, we can say that for the series circuit  $i(0) = i_L(0) = 0 = A_1$ . The above equation then simplifies to

$$i(t) = e^{-300t} A_2 \sin 14140t$$

To determine the remaining constant we use the inductor relationship v = Ldi/dt. If we differentiate the above equation we obtain

$$di(t)/dt = e^{-300t}A_2\{14140 \cos 14140t - 300 \sin 14140t\}$$

At time t = 0, we can say

$$\begin{aligned} di(0)/dt = A_2 14140 = v_L(0)/L &= \{v_C(0) - v_R(0)\}/L = \{3 - Ri(0)\}/L \\ &= \{3 - 0\}/L = 3 \end{aligned}$$

where the assumed voltage polarities are shown in Fig. 1.33. Solving for the remaining constant, we obtain that  $A_2 = 3/14140 = 0.21 \cdot 10^{-3}$ . Finally, the current circulating in the series circuit is given by

$$\mathbf{i}(\mathbf{t}) = e^{-300t} 0.21 \cdot 10^{-3} \sin 14140t$$

and is sketched in Fig. 1.33 (top graph).

(b) We will now consider the case where not only the capacitor C has initial energy [electric field energy  $1/2 \text{ C } v_{\text{C}}(0)^2$ ] but also the inductor L [magnetic field energy  $1/2 \text{ L } i_{\text{L}}(0)^2$ ]. We are given that  $v_{\text{C}}(0) = 3 \text{ V}$  and  $i_{\text{L}}(0) = 10 \text{ mA} = 10^{-2} \text{ A}$ . Again starting with Eq. (1.82c) for the underdamped case we find that for  $i(0) = 10^{-2} = A_1$ . The current response can then be written as

$$i(t) = e^{-300t} [10^{-2} \cos 14140t + A_2 \sin 14140t]$$

To solve for the remaining constant, we again use di/dt = v/L. Differentiating the above equation gives

$$di(t)/dt = e^{-300t} \{ [-10^{-2} \cdot 14140 \sin 14140t + A_2 14140 \cos 14140t] + [10^{-2} \cos 14140t + A_2 \sin 14140t] (-300) \}$$

Evaluating this result at t = 0, we obtain

$$\begin{aligned} di(0)/dt = v_L(0)/L = \{v_C(0) - v_R(0)\}/L = 3 - Ri(0) = 3 - 600 \cdot 10^{-2} \\ = A_2 14140 + 10^{-2} (-300) \end{aligned}$$

If we look at the last two terms of the above expression, we have  $-3 = A_2 14140 - 3$ , which reduces<sup>32</sup> to  $A_2 = 0$ . Hence our final expression for the loop current in the series circuit is

$$\mathbf{i}(\mathbf{t}) = e^{-300t} 10^{-2} \cos 14140t$$

This is sketched in Fig. 1.33 (bottom graph).

We can now check that the current in case (a) produces the initial condition  $v_C(0) = 3$  V, and in case (b) the initial conditions  $v_C(0) = 3$  V and  $i(0)=10^{-2}$  A. But we leave that for homework.

Comparing the two cases, we notice that the graph for case (b) is much larger than that for (a). The reason is that initial energy in inductor L is much larger than that in capacitor C. For example, for case (b), energy stored in L is given by the expression 1/2 L  $i_L(0)^2 = 1/2 \cdot 1 \cdot (10 \text{ mA})^2 = 1/2 \cdot 10^{-4}$  Joules. For case (a), only the capacitor has initial energy; the energy stored in C is given by  $1/2 \text{ C v}_C(0)^2 = 1/2 (1/200 \,\mu\text{F})3^2 = 0.0225 \cdot 10^{-6}$  Joules. We see now that the inductor L has 2222 times the energy stored in capacitor C, which explains that the initial peak amplitudes differ by a factor of about 50.

# Example 1.15. In the circuit shown in Fig. 1.34, determine the inductor current $i_1(t)$ for t > 0.

A 1/2 A current source is connected to the circuit shown. The switch opens at t = 0 after having been closed for a long time. The parameters are  $R = 300 \ \Omega, L = 15 \text{ H}$ , C = 2 F. The attenuation coefficient is  $\alpha_s = R/2L = 10 \text{ s}^{-1}$ , resonant frequency  $\omega_0 = 1/\sqrt{LC} = 1/\sqrt{15 \cdot 2} = 0.1826 \text{ rad/s}$ , characteristic roots are given by Eq. (1.81b) which when calculated are  $s_1 = -0.00167$  and  $s_2 = -19.998$ . Since  $\alpha > \omega_0$  we have an overdamped case and solution for inductor current is given by Eq. (1.82a)

$$i(t) = A_1 e^{s_1 t} + A_2 e^{s_2 t}$$
$$= A_1 e^{-0.00167t} + A_2 e^{-19.998t}$$

What remains now is to determine the two constants. At t < 0, when the switch was closed for a long time, current flowed through C and R. The capacitor charged to voltage  $v_C = v_R = R$  0.5 = 150 V, and then acted as an open circuit because for DC, capacitor current  $i_C = dv_c/dt = 0$ .




FIGURE 1.34 A circuit in which a DC current source is switched off at t = 0.

 $^{32}$  To avoid unwieldy expressions, we chose  $R = 600~\Omega$  which resulted in  $A_2 = 0$ . Also, for convenience, we use di(0)/dt to denote that di(t)/dt is evaluated at t = 0.

The inductor, on the other hand, acts as a short because for DC current,  $v_L = L di_L/dt = 0$ . When the switch is opened at t = 0, the above equation for i(t) reduces to

$$i(0) = 0.5 = A_1 + A_2$$

because  $i_L \ (0^-) = i_L \ (0^+) = 0.5.$  We need another condition to determine both constants, let us try

$$v_L = L di/dt = L \{A_1 s_1 e^{s_1 t} + A_2 s_2 e^{s_2 t}\}$$

which at t = 0 becomes

$$v_L(0) = L di/dt = L\{A_1s_1 + A_2s_2\} = v_C(0) - v_R(0) = 150 - 150 = 0$$

This last step was unnecessary as we know that derivative of constant current is zero. Substituting for  $s_1$  and  $s_2$ , we have our second condition

$$0.0016A_1 + 19.998A_2 = 0$$

We can now solve for  $A_1 = 0.50004$  and  $A_2 = -0.00004$ . The inductor current for t > 0 is

 $i(t) = 0.50004e^{-0.00167t} - 0.00004e^{-19.998t}$ 

As a check we see that the above equation at t = 0 results in i(0) = 0.5.

# 1.9.7 Circuit Response When Sources Are Present. The Total Response: Homogeneous and Nonhomogeneous Solution

Until now we have considered source-free solutions, meaning: in the absence of an external source driving the circuit, we disturbed or "shocked" the circuit at time t = 0 with some initial energy in L and/or C and observed the response. This was called the natural or homogeneous response<sup>33</sup>. Now we need to analyze and learn the response when an external source (forcing function) is switched into the circuit. The circuit will now be energized




FIGURE 1.35 A parallel RLC circuit with current source is.

<sup>33</sup>Note that in the literature the source-free response is not only referred to as the homogeneous or natural response but also as complementary, general and transient. The non-homogeneous solution is also referred to as the particular, forced and steady-state.

not only by initial conditions but also by forcing functions. By modifying Eqs. (1.58) and (1.59), the parallel RLC circuit with sources, shown in Fig. 1.35, is now described by

$$\frac{v}{R} + \frac{1}{L} \int_{0}^{t} v dt - \mathbf{i}(0) + C \frac{dv}{dt} = \mathbf{i}_{s}(t)$$
(1.83)

$$C\frac{d^{2}v}{dt^{2}} + \frac{1}{R}\frac{dv}{dt} + \frac{1}{L}v = \frac{di_{s}(t)}{dt}$$
(1.83a)

where  $i_s(t)$  is a current source. The above nonhomogeneous equation now has a solution which is made up of two parts: a homogeneous and a forced response. The homogeneous  $v_h(t)$ , is found by replacing  $i_s(t)$  by zero (this case was studied in detail in the previous sections). The forced (or particular) solution  $v_f(t)$  is the response to only the forcing function  $i_s(t)$ . Since the homogeneous response is exponential in nature, it dies out after some time, leaving only the forced response, which we also call the steady-state. The forced response generally mimics the forcing function, that is, if the source driving the circuit is a constant, such as a battery, the response will be a constant; if the source is sinusoidal, the response will also be sinusoidal, and so on. Even guessing the solution  $v_f(t)$  sometimes works well. Another distinction between the two responses is that the homogeneous (or natural)<sup>34</sup> one has constants that need to be determined from initial conditions, whereas the forced response must satisfy Eq. (1.83) and contains no arbitrary constants (the external source is known). In a linear system the sum of two solutions is also a solution. Therefore, we can say that the complete or total solution is the sum of the natural and forced, i.e.,

$$v_t(t) = v_h(t) + v_f(t)$$
 (1.84)

Because the above total solution includes the homogeneous response, it will also contain the arbitrary constants, which as in the homogeneous case must be determined from initial conditions.

Current in the inductive branch is of practical interest. Inductor current does not approach zero with increasing time when a dc current source (or a step function) is switched on in the circuit, as in Fig. 1.35. In that case the inductor current will equal the current source  $i_s$  for t >> 0, as the next example will show. Starting again with an equation similar to Eq. (1.58) but now adding the source current

$$i_{R} + i_{L} + i_{C} = i_{s}(t)$$

$$i_{L} + \frac{v}{R} + C\frac{dv}{dt} = i_{s}$$

$$i_{L} + \frac{L}{R}\frac{di_{L}}{dt} + LC\frac{d^{2}i_{L}}{dt^{2}} = i_{s}$$

$$\frac{d^{2}i_{L}}{dt^{2}} + \frac{1}{RC}\frac{di_{L}}{dt} + \frac{i_{L}}{LC} = \frac{i_{s}}{LC}$$
(1.85)

where we substituted the inductor relation  $v = L di_L/dt$  in the second line of the above equation. The total solution is given by (analogous to Eq. 1.84)

$$i_t(t) = i_h(t) + i_f(t)$$
 (1.86)

<sup>&</sup>lt;sup>34</sup>It is occasionally also referred to as the signature of the system.

Example 1.16. Calculate the Inductor Current  $i_L$  for t > 0 in the Circuit shown in Fig. 1.35, when a Current Source  $i_s = 12$  mA is switched on at t = 0, and (a) circuit is not initially energized; (b) circuit is initially energized with  $i_L(0) = 4$  mA and  $v_c(0) = 5$  V.

(a) The switch has been open for a long time, so no energy is stored in the inductor or the capacitor, i.e.,  $i_L(0^-) = 0$  and  $v_c(0^-) = 0$ . Also since no instantaneous change in inductor current is possible, we have after the switch is closed  $i_L(0^-) = i_L(0^+) = 0$ . Similarly for capacitor  $v_c(0^-) = v_c(0^+) = 0$ .

To calculate the particular or forced solution  $i_f(t)$  after the switch is turned on at t = 0, we observe that after all transients have died down in the circuit  $(t = \infty)$  we are left with the dc source current  $i_s$  flowing through inductor L, that is,  $i_L = i_s$ , which is the forced solution. The reason is that, after a long time, the inductor mimics a short to the dc current source  $(v_L = L di_L/dt = 0)$  and the capacitor mimics an open circuit  $(i_c = C dv_c/dt = 0)$ . Hence, all source current flows only through L, and C and R have no current flowing through them.

The natural or homogeneous part of the total solution is the solution to Eq. (1.85) when  $i_s = 0$ . The solution has the form given by Eq. (1.64). Hence the total solution for current in L is

$$i_{t}(t) = i_{f}(t) + i_{h}(t)$$

$$= 12\text{mA} + A_{1} e^{s_{1}t} + A_{2} e^{s_{2}t}$$
(1.87)

To determine the constants, let us assume the circuit values are  $L = 2.5 \cdot 10^{-2}$  H,  $R = 625 \Omega$ ,  $C = 2.5 \cdot 10^{-8}$  F. With these values the attenuation coefficient calculates to  $\alpha = 1/2RC = 3.2 \cdot 10^4 \text{ s}^{-1}$ ,  $\omega_0 = 1/\sqrt{LC} = 4 \cdot 10^4 \text{ rad/s}$ , and  $\omega_d = \sqrt{\omega_0^2 - \alpha^2} = 2.4 \cdot 10^4 \text{ rad/s}$ . We now observe that  $\omega_0 > \alpha$  which implies that the roots of the characteristic equation (1.62) are complex which makes this an underdamped case. Hence Eq. (1.87) for inductor current can now be written as (using Eq. 1.66)

$$i_{t}(t) = 12 \text{ mA} + e^{-\alpha t} [A_{1} \cos \omega_{d} t + A_{2} \sin \omega_{d} t]$$
(1.88)

Since there is no initial energy in L or C, we can say, using the above equation, that  $i_L(0) = 12 \cdot 10^{-3} + A_1 = 0$ . Therefore,  $A_1 = -12 \ mA$ .

To determine the second constant, we need another independent condition. As before, we will go to the derivative of i. Differentiating the above equation, we obtain

$$\operatorname{di}_{t}(t)/\operatorname{dt} = e^{-\alpha t} A_{1} \{-\omega_{d} \sin \omega_{d} t - \alpha \cos \omega_{d} t\} + e^{-\alpha t} A_{2} \{\omega_{d} \cos \omega_{d} t - \alpha \sin \omega_{d} t\}$$

To use this equation we first notice that the initial voltage on the capacitor is zero before and after closing the switch. Using the inductor relationship  $v = Ldi_L/dt$  at t = 0 gives  $v(0) = Ldi_L(0)/dt = v_C(0) = 0$ . Therefore, the above equation when evaluated at t = 0 gives

$$\mathrm{di}_{\mathrm{L}}(0)/\mathrm{dt} = -\alpha A_1 + \omega_d A_2 = 0$$

note that we use  $i_L$  and  $i_t$  interchangeably. We can now solve for  $A_2 = -\alpha A_1/\omega_d = -\alpha 12 \cdot 10^{-3}/\omega_d = -16 \cdot 10^{-3}$ . The total inductor current response for  $t \ge 0$  is now given in mA by

$$i_{\rm L}(t) = 12 - e^{-32000t} \left[ 12\cos 24000t + 16\sin 24000t \right] \,\mathrm{mA}$$
 (1.89)

Since the circuit was not initially energized, the above equation checks that  $i_L(0) = 0$ . Also it checks that  $i_L(\infty) = 12$  mA.

The node voltage v(t) can be obtained by solving Eq. (1.83a) or simply using the inductor voltage–current relation and Eq. (1.89):

$$v(t) = L di_L(t)/dt = 2 \cdot 10^4 e^{-32000t} \sin 24000t V$$

Since capacitor C was not initially energized, the above equation confirms that v(0) = 0. Also note that  $v(t = \infty) = 0$ .

(b) Like in part (a), the circuit is again powered by an external source (a step function of 12 mA when  $t \ge 0$ ) but, before the switch was closed, it also had initial energy stored in L as  $i_L(0) = 4$  mA and in C as  $v_C(0) = 5$  V. As observed in part (a), there cannot be an instantaneous change in inductor current, that is  $i_L(0^-) = i_L(0^+) = 4$  mA, irrespective if a 12 mA current source is switched into the circuit at t = 0. Similarly, capacitor voltage cannot change instantaneously which puts the initial voltage of 5 V across the inductor at t = 0, that is  $v_C(0^+) = Ldi_L(0^+)/dt = 5$ . Initial conditions are used to determine the unknown constants in Eq. (1.88) which also applies for part (b). Therefore, evaluating Eq. (1.88) at t = 0 gives  $i_t(0) = 12$  mA +  $A_1 = 4$  mA, which gives our first constant as

$$A_1 = 4 - 12 = -8 \,\mathrm{mA}$$

We obtain the remaining constant by evaluating, as in part (a), the derivative expression at t = 0, that is

$$di_t(0)/dt = -\alpha A_1 + \omega_d A_2 = 5/L = 5/2.5 \cdot 10^{-2} H = 200 A/s$$

which gives for the second constant

$$A_2 = \frac{200 + \alpha A_1}{\omega_d} = \frac{200 + 3.2 \cdot 10^4 (-8 \cdot 10^{-3})}{2.4 \cdot 10^4} = \frac{200 - 256}{2.4 \cdot 10^4} = -2.33 \,\mathrm{mA}$$

Now that we have both constants, we can state the inductor current, using Eq. (1.88) as

$$i_{\rm L}(t) = 12 - e^{-32000t} [8\cos 24000t + 2.33\sin 24000t] \,\mathrm{mA}$$
 (1.90)

As a check, we see that  $i_L(0) = 12 - 8 = 4$  mA because the inductor was initially energized with 4 mA. Also, capacitor C carried a voltage of  $v_c(0^-) = 5$  V which does not change when the current source is switched on; therefore using the inductor voltage–current relation and Eq. (1.90):

$$v(0) = L di_L(0)/dt = (2.5 \cdot 10^{-2} H) 200 A/s = 5 V$$

We will leave for homework to show that differentiating Eq. (1.90), we obtain  $v_L(t) = L di_L(t)/dt = 5 V$  for t = 0.

Example 1.17. The Circuit in Fig. 1.36 contains no Stored Energy for t < 0 and is connected to a 3 A Current Source at t = 0. Find  $i_2(t)$ ,  $i_c(t)$ ,  $v_L(t)$ ,  $v_1(t)$  for t > 0.

Since the circuit has no initial energy, we can state that  $v_C(0^-) = v_C(0^+) = 0$  and  $i_L(0^-) = i_L(0^+) = 0$ , given that voltage cannot change instantaneously across a capacitor, and similarly, current cannot change instantaneously through an inductor. Therefore, initially, the capacitor acts as a short circuit and inductor acts as an open circuit. Hence, when the switch<sup>35</sup> is closed, the entire source current  $i_1$  flows through  $R_1$  and C, and none through  $R_2$  and L, i.e.,  $i_2 = 0$ .

For  $t \ge 0$  the circuit has two loop currents  $i_1$  and  $i_2$ . A t = 0, loop current  $i_1$  is that of the current source, that is,  $i_1(0) = 3$  A. To determine  $i_2$  we write the second loop equation as

$$R_{2}i_{2} + L\frac{di_{2}}{dt} + \frac{1}{C}\int_{0}^{t} (i_{2} - i_{1}) dt + R_{1}(i_{2} - i_{1}) = 0$$
(1.91)

To simplify, we can differentiate this equation and obtain

$$R_{2} \frac{di_{2}}{dt} + L \frac{d^{2}i_{2}}{dt^{2}} + \frac{1}{C}(i_{2} - i_{1}) + R_{1}\left(\frac{di_{2}}{dt} - \frac{di_{1}}{dt}\right) = 0$$

$$R_{2} \frac{di_{2}}{dt} + L \frac{d^{2}i_{2}}{dt^{2}} + \frac{1}{C}i_{2} + R_{1} \frac{di_{2}}{dt} = R_{1} \frac{di_{1}}{dt} + \frac{1}{C}i_{1}$$
(1.92)

Since i<sub>1</sub> is a constant current of 3 A, the above equation simplifies to

$$L\frac{d^{2}i_{2}}{dt^{2}} + (R_{1} + R_{2})\frac{di_{2}}{dt} + \frac{1}{C}i_{2} = \frac{3}{C}$$
(1.93)

for t  $\geq$ 0. We now have a standard nonhomogeneous equation for a series RLC (not parallel RLC) circuit, which defines the current in the second loop of Fig. 1.36. Such equations were considered extensively in the previous sections. Note that the homogeneous part of Eq. (1.93) is similar to Eq. (1.80). The particular or forced solution to Eq. (1.93) is simply  $i_{2,f} = 3$ . So the general or total solution is the sum of homogeneous and particular solutions. Another way of looking at the particular solution is  $i_{2,f} = \lim_{t \to \infty} i_t(t)$ , that is, the limit as  $t \to \infty$  of the total solution gives the

FIGURE 1.36 A circuit with a parallel RC and RL branch.

 $^{35}\mbox{In some texts},$  the combination of a source and a switch that is closed at t=0 is also referred to as a step function.



#### 68 Electronics and communications for scientists and engineers

particular solution because after a long time all transients will have died down in the total solution as we reach the steady state, leaving only the particular solution.

To clarify further that the forced solution is  $i_{2,f} = 3$ , we first note that as the initial current starts to flow through C it charges the capacitor ( $v = 1/C \int_0^t dt$ ) until its voltage equals  $v_1$  at which time current flow through C and  $R_1$  stops and C acts like an open circuit (it acts as an  $R_1C$  circuit, see Section 1.8.2)). At the same time current in L (which at t = 0 is zero) starts to flow through the inductor ( $i = 1/L \int_0^t v dt$ ) as a voltage  $v_1$  exists across L. As the voltage across L decreases from  $v_1$  to zero (v = Ldi/dt), L acts then as a short circuit and all source current now flows through  $R_2$  which explains that  $i_{2,f} = 3$  (see also discussion on  $R_2L$  circuit following Eq. (1.57)). To reiterate at t = 0, C acts as a short, L acts as an open. However, for t >> 0, C acts as an open. L acts as a short.

**Find**  $i_2(t)$ . To solve this circuit we first must choose the parameters of the circuit, in other words, is it an over-, critically- or underdamped circuit as outlined in Eqs. (1.82a)-(1.82c). In this example we are more interested in the process of determining solutions (we can always later plug in numeric values for R, L and C). Let us arbitrary choose this to be a critically damped circuit; then from Eq. (1.82b) which gives the homogeneous solution, the total solution, to Eq. (1.93), for  $t \ge 0$ , is

$$i_2(t) = i_t(t) = i_h(t) + i_f(t) = (A_1 + A_2 t) e^{-Rt/2L} + 3$$
 (1.94)

where  $R = R_1 + R_2$ . To determine the two constants, we first use the initial condition that  $i_2(0^+) = i_L(0^+) = 0 = A_1 + 3$  or  $A_1 = -3$ . To determine the second constant, we make use of the derivative of  $i_2$ , that is,  $v_L = L di_2/dt$ . At time t = 0, the voltage across the inductor is  $v_L(0^+) = v_1 = 3R_1$ , that is, all of the 3 A source current flows through  $R_1$  and C but C act as a short circuit. Therefore,  $v_1$  is also the voltage across L as the voltage drop across  $R_2$  is zero because  $i_2$  is zero. If we differentiate  $i_2$  of Eq. (1.94), let time be t = 0, use  $R = R_1 + R_2$  and use that  $di_2(0) = v_L(0)/L = 3R_1/L$ , we obtain

$$\frac{di_2(0)}{dt} = A_1 \left( -\frac{R}{2L} \right) + A_2 = \frac{3R_1}{L}$$

Substituting  $A_1 = -3$  in the above equation, we get

$$-3\left(-\frac{R_{1}+R_{2}}{2L}\right)+A_{2}=\frac{3R_{1}}{L}$$

which when solved for A<sub>2</sub>, results in

$$A_2 = \frac{3(R_1 - R_2)}{2L}$$

Equation (1.94) for  $i_2$  can now be written as

$$i_{2}(t) = 3\left(-1 + \frac{(R_{1} - R_{2})}{2L}t\right)e^{-Rt/2L} + 3$$
(1.95)

As a check, the above equation for t = 0 reduces to  $i_2(0) = 0$ , as the source current flows through  $R_1$  and C, but for  $t \to \infty$ , Eq. (1.95) reduces to  $i_2 = 3$ , as now the source current flows through  $R_2$  and L, which is consistent with the discussion following Eq. (1.93).

Find  $i_c(t)$ . The current that flows through capacitor C is given, using Fig. 1.36, by

$$i_{c}(t) = i_{1}(t) - i_{2}(t) = 3 - i_{2}(t) = 3\left(1 - \frac{(R_{1} - R_{2})}{2L}t\right)e^{-Rt/2L}$$
(1.96)

Again when t = 0,  $i_c(0) = 3$ . When  $t \to \infty$ ,  $i_c = 0$ , which checks with our prior discussion. **Find**  $v_L(t)$ . To find the voltage across the inductor L we start by differentiating Eq. (1.95)

$$v_{L}(t) = L \frac{di_{L}(t)}{dt} = L \frac{di_{2}(t)}{dt} = L3 \left[ \frac{(R_{1} - R_{2})}{2L} + \left( -1 + \frac{(R_{1} - R_{2})}{2L} t \right) \left( -\frac{R}{2L} \right) \right] e^{-Rt/2L}$$
$$= 3 \left( R_{1} - \frac{(R_{1}^{2} - R_{2}^{2})}{4L} t \right) e^{-Rt/2L}$$
(1.97)

As a check, for t = 0, the above equation reduces to  $v_L(0) = 3R_1$  as expected. For  $t \to \infty$ , it reduces to  $v_L = 0$ , again as expected.

**Find**  $\mathbf{v}_1(\mathbf{t})$ .  $\mathbf{v}_1$  is the voltage across the source (or across  $R_1$  and C, or across  $R_2$  and L). If we use Eqs. (1.97) and (1.95), we find after combining terms

$$\mathbf{v}_{1}(t) = \mathbf{v}_{L}(t) + \mathbf{R}_{2} \, \mathbf{i}_{2}(t) = \mathbf{3}(\mathbf{R}_{1} - \mathbf{R}_{2}) \left(1 - \frac{(\mathbf{R}_{1} - \mathbf{R}_{2})}{4L} \, t\right) e^{-Rt/2L} + 3\mathbf{R}_{2}$$
(1.98)

As a check, for t = 0, the above equation reduces to  $v_1(0) = 3R_1$  as expected. For  $t \to \infty$ , it reduces to  $v_1 = 3R_2$ , again as expected.

#### Summary for Section 1.9

In the preceding Section 1.8, we considered transient analysis of circuits with one storage element, L or C. We showed that the natural or homogeneous solution, also called transient response, decayed exponentially, A  $e^{-t/\tau}$ , approaching zero with increasing time (the steady state). The rate of decay was given by the time constant,  $\tau = L/R$  for RL circuits and  $\tau = RC$  for RC circuits.

In Section 1.9, we considered circuits with two storage elements, C and L, which are substantially more complicated. However, such RLC circuits form the basis of electronic circuits. Especially underdamped circuits, characterized by oscillations which are central to resonance, bandwidth, band-pass action, etc. and electromagnetic waves that propagate on cables or wirelessly in free space.

We showed that the analysis of RLC circuits (that have no external sources connected to the circuit) leads to second-order differential equations (usually referred to as homogeneous or characteristic equation) for both the parallel (Eq. (1.62)) and series (Eq. 1.81a) circuits and have the form

$$s^2 + 2\alpha s + \omega_0^2 = 0$$

where the attenuation (or damping) coefficient  $\alpha = \frac{1}{2RC}$  for the parallel circuit,  $\alpha = \frac{R}{2L}$  for the series circuit, and resonance frequency  $\omega_0 = \frac{1}{LC}$  for both, parallel and series circuits. The roots of the above homogeneous equation are

$$s_1 = -\alpha \pm \sqrt{\alpha^2 - \omega_0^2}$$

These roots control the type of natural response of the circuit. If they are real and unequal, the response is

**Overdamped:**  $\alpha^2 > \omega_0^2$ . The natural response equation is:  $x(t) = A_1 e^{s_1 t} + A_2 e^{s_2 t}$ , where x(t) can be either i(t), or v(t). The two unknown coefficients are determined by the two initial conditions (which energize the circuit):  $x(0) = A_1 + A_2$  and  $dx(0)/dt = A_1 s_1 + A_2 s_2$ . As shown in Fig. 1.29, the response increases and decays to its final value (the steady state) without oscillation.

**Critically Damped**:  $\alpha^2 = \omega_0^2$ , the roots are real and equal. Natural response is given by:  $x(t) = e^{-\alpha t}(A_1 + tA_2)$ , where  $x(0) = A_1$  and  $dx(0)/dt = A_2 - \alpha A_1$ . This response (which in practice is difficult to realize) gives the fastest settling time without undershooting its final value (but is about to, which would imply the onset of oscillations, see Fig. 1.29).

**Underdamped**.  $\alpha^2 < \omega_0^2$ , the roots are complex conjugates. Natural response is given by:  $x(t) = e^{-\alpha t} [A_1 \cos \omega_d t + A_2 \sin \omega_d t]$ , where  $x(0) = A_1$  and  $dx(0)/dt = -\alpha A_1 + \omega_d A_2$  and where  $\omega_d = \sqrt{\omega_0^2 - \alpha^2}$  is the damped resonant frequency. Figure 1.29 shows that the natural response (voltage for the parallel case, current for the series case) oscillates about its final value.

In all three cases above, the natural response decays to its final value which is zero. The reason is that only initial energy that is stored in L or C is present in the circuit (no external sources). The stored energy eventually dissipates as heat in the resistance of the circuit. It is the size of these heat losses that determines the three types of response. Of course, as alluded before, if we somehow could remove or negate the circuit resistance (have a loss-less circuit), the oscillations would continue unabated.

When an external source is switched into the circuit it will give us a forced (particular) response in addition to the natural (or homogeneous) response. Whereas the natural response contains two arbitrary constants, the forced response has none. The total (or complete) response is then  $i_t = i_h + i_f$ . Because of resistance in the circuit the natural response vanishes with time, leaving only the forced response. Thus, steady-state response is then given in the limit as  $i_f = \lim_{t\to\infty} i_t(t)$ . Since we only considered constant sources, like a battery, that is switched into the circuit (otherwise known as a step function)<sup>36</sup>, the forced response is a constant. Other useful sources, such as sinusoidal, will be considered in the next chapter. If a constant voltage source (like a battery), or a constant current source is switched into the circuit, the forced response will then also be a constant, say K. The total response will be like that for the three natural response, listed above but with the constant K added. For example, the total response for the overdamped case will be

$$\mathbf{x}_{t}(t) = \mathbf{i}_{h} + \mathbf{i}_{f} = A_{1}e^{s_{1}t} + A_{2}e^{s_{2}t} + \mathbf{K}$$

The two constant coefficients will be determined from the initial conditions  $x(0) = K + A_1 + A_2$  and  $dx(0)/dt = A_1 s_1 + A_2 s_2$ . Similarly, for the critically damped case, we add K to x(t) and the coefficient equations are  $x(0) = K + A_1$  and  $dx(0)/dt = A_2 - \alpha A_1$ . For the underdamped case, we add K to x and the coefficients are determined by  $x(0) = K + A_1$  and  $dx(0)/dt = -\alpha A_1 + \omega_d A_2$ .

<sup>36</sup>For future reference, note that response to an impulse function is given by the derivative of the response to a step function.

# 1.10 Summary

• In this chapter we developed the basics of circuit theory which are necessary for the study of electronics. We defined the circuit elements by their relationship to current and voltage, which restated is

$$v = Ri \qquad i = Gv$$
  

$$v = \frac{1}{C} \int_{-\infty}^{t} i dt \qquad i = C \frac{dv}{dt}$$
  

$$v = L \frac{di}{dt} \qquad i = \frac{1}{L} \int_{-\infty}^{t} v dt$$

- We then classified *R* as an energy-converting device (electrical power *i*<sup>2</sup>*R* to heat), and *L* and *C* as energy storage devices (*w*<sub>L</sub> = <sup>1</sup>/<sub>2</sub>*Li*<sup>2</sup> and *w*<sub>C</sub> = <sup>1</sup>/<sub>2</sub>*Cv*<sup>2</sup>).
  Kirchhoff's laws were introduced, which enabled us to analyze circuits, and solve for
- Kirchhoff's laws were introduced, which enabled us to analyze circuits, and solve for currents and voltages anywhere in the circuit.
- Thevenin's equivalent circuit, when combined with the maximum power transfer condition, allowed us to view any two-terminal circuit as a practical source. This has considerable implications when studying amplifiers, allowing us to view an amplifier at the output terminals as a practical source.
- For maximum power transfer to a load, the amplifier and load should be matched, i.e., the output resistance of the amplifier should be as close as possible to that of the load.

The study of electronics will be based on these ideas, which will be developed in greater detail in the following chapters.

# Problems

1. Check the dimensional correctness of

$$W = \int F \, dl$$
 and  $V = -\int E \, dl$ 

- **2.** A battery of 5 V is connected to two parallel copper plates which are separated by 1 mm. Find the force *F* in newtons that exists on an electron placed between the plates. Mass of an electron is  $9.11 \cdot 10^{-31}$  kg.
- **3.** How long would it take for an electron that is placed in the center between two parallel plates and then set free to arrive at one of the plates? The plates are separated by 10 cm and a battery of 12 V is connected to them. *Ans:*  $6.9 \cdot 10^{-8}$  s.
- **4.** List the three alternative forms of Ohm's law.
- **5.** List the three alternative forms of the power expression.
- **6.** A wire of resistance 4  $\Omega$  carries a current of 1.5 A. What is the voltage (potential drop) across the wire? *Ans*: 6 V.

- **7.** A nichrome wire has a radius of 0.65 mm. Nichrome has a resistivity of  $10^{-6} \Omega$ -m. What length of wire is needed to obtain a resistance of 4  $\Omega$ ?
- **8.** A main reason that copper is used in household and commercial wiring is its low resistivity, which gives copper wires a low resistance. Determine the resistance per unit length of gauge No. 14 copper wire.

*Ans:*  $R/\ell = \rho/A = 8.17 \cdot 10^{-3} \,\Omega/m$ . *Note* (**gauge number**, diameter in mm, area in mm<sup>2</sup>): (**4**, 5.189, 21.18), (**6**, 4.116, 13.30), (**8**, 3.264, 8.366), (**10**, 2.588, 5.261), (**12**, 2.053, 3.309), (**14**, 1.628, 2.081), (**16**, 1.291, 1.309), (**18**, 1.024, 0.8231), (**20**, 0.8118, 0.5176), (**22**, 0.6439, 0.3256).

**9.** A generator is delivering 300 A at a potential difference of 220 V. What power is it delivering?

Ans: 66 kilowatts (kW).

- **10.** A 10  $\Omega$  resistor carries a current of 5 A. Find the power dissipated in this resistor.
- **11.** For Problem 10 (above), find the power dissipated in the resistor by using the expression  $P = V^2/R$ .
- **12.** A resistor of resistance 5  $\Omega$  carries a current of 4 A for 10 s. Calculate the heat that is produced by the resistor. *Ans*: 800 J.
- **13.** One kilowatt is equivalent to 1.341 horsepower (hp) or 0.948 British thermal units (Btu) per second or 239 calories per second. Find the electrical equivalents of 1 hp, 1 Btu/s, and 1 cal/s.
- **14.** One joule, one newton-meter (N-m), or 1 watt-second (W-s) is equivalent to 0.738 foot-pounds (ft.-lb.). Find the equivalent of 1 kilowatt-hour (kWh) in ft.-lb.
- **15.** An electric water heater, designed to operate at 110 V, has a resistance of 15  $\Omega$ . How long will it take to raise the temperature of a 250 g cup of water from 10°C to 100°C? The specific heat of water is 1 cal/g/°C. Also, 1 W-s = 0.239 cal. Neglect the specific heat of the cup itself.
- **16.** An electric heater is added to a room. If the heater has an internal resistance of  $10 \Omega$  and if energy costs 8 cents per kilowatt-hour, how much will it cost to continuously run the heater per 30-day month? Assume the voltage is 120 V.
- **17.** Using Kirchhoff's voltage law and Fig. 1.3, find the voltage across  $R_1$  if the battery voltage is 12 V and  $V_{R_2} = 9$  V.
- **18.** Using Kirchhoff's current law and Fig. 1.3, find the current through  $R_1$  if the battery current is 1 A and  $I_{R_2} = 0.5$  A. *Ans*: 0.5 A.
- **19.** (a) A DC battery of 120 V is connected across a resistor of 10  $\Omega$ . How much energy is dissipated in the resistor in 5 s? (b) An AC source which produces a peak voltage of 169.7 V is connected across a resistor of 10  $\Omega$ . How much energy is dissipated in the resistor in 5 s?
- **20.** If in Problem 19 the answers to (a) and (b) are the same, what conclusions can one draw?

- **21.** In the circuit of Fig. 1.4a, the voltage  $\nu$  is given by  $\nu(t) = V_p \cos 10t$ .
  - (a) Find the instantaneous and average power in resistor *R*.
  - (b) From the expression for instantaneous power, what can you say about the direction of power flow in the circuit of Fig. 1.4a?
- **22.** (a) Find the separation between the plates of a mica-filled, parallel-plate capacitor if it is to have a capacitance of 0.05  $\mu$ F and a plate area of 100 cm<sup>2</sup>. (b) Can this capacitor operate at a voltage of 100 V<sub>DC</sub>? (c) What is the maximum voltage at which this capacitor can be used?
- **23.** A rectangular, 20 mA current pulse of 3 ms duration is applied to a 5  $\mu$ F capacitor (i = 0, t < 0; i = 20 mA,  $0 \le t \le 3$  ms; i = 0, t > 3 ms). Find the resultant capacitor voltage  $\nu$ . Assume the capacitor is uncharged for t < 0.

Ans:  $v = 0, t < 0; v = 4 \cdot 10^3 t, 0 \le t \le 3 \text{ ms}; v = 12 \text{ V}, t > 3 \text{ ms}.$ 

- **24.** Find the maximum energy stored in the capacitor *C* in Fig. 1.5a. Assume the applied voltage is 200 sin  $2\pi t$ , and  $C = 5 \mu$ F.
- **25.** A rectangular, 2 V voltage pulse of 3 ms duration is applied to a 2 mH inductor ( $\nu = 0$ , t < 0;  $\nu = 2$  V,  $0 \le t \le 3$  ms;  $\nu = 0$ , t > 3 ms). Find the resultant inductor current *i*. Assume initial current is zero for t < 0.
- **26.** A standard D cell flashlight battery is connected to a load of 3  $\Omega$ . After 6 h of intermittent use the load voltage drops from an initial 1.5 V to a final useful voltage of 0.9 V.
  - (a) Calculate the internal resistance of the battery at the load voltage of 0.9 V.
  - (b) Calculate the average value of voltage V during the useful life of the battery.
  - (c) Calculate the average value of current *I* during the useful life of the battery.
- **27.** For the above problem:
  - (a) Calculate the average power supplied by the D cell.
  - **(b)** Calculate the energy supplied in watt-hours.
  - (c) If the purchase price of the battery is \$1.20, calculate the cost of the battery in cents/kilowatt-hour (¢/kW-h). Compare this cost with that of electric utilities, which typically sell electric energy for 8 ¢/kW-h.

*Ans:* (a) 0.48 W, (b) 2.88 W-h, (c) 41,667  $\ell$ /kW-h (energy supplied by the battery is 5208 times as expensive as that supplied by a typical utility).

- **28.** A source is represented by a black box with two wires. If the open-circuit voltage at the two wires is 6 V and the short-circuit current flowing in the wires when they are connected to each other is 2 A, represent the black box by a practical voltage source; that is, find  $\nu_s$  and  $R_i$ , in Fig. 1.12a.
- **29.** A source is represented by a black box with two wires. If the open-circuit voltage at the two wires is 6 V and the short-circuit current flowing in the wires when they are connected to each other is 2 A, represent the black box by a practical current source; that is, find  $i_s$  and  $R_i$ , in Fig. 1.12d.
- **30.** Three resistors  $(1 \Omega, 2 \Omega, 3 \Omega)$  are connected in series across an ideal voltage source of 12 V. Find the voltage drop across each resistor.

- 74 Electronics and communications for scientists and engineers
- 31. Three resistors (1 Ω, 2 Ω, 3 Ω) are connected in parallel to an ideal current source of 11 A. Find the current in each resistor. *Ans*: 6 A, 3 A, 2 A.
- **32.** (a) Calculate the battery current in Fig. 1.37. (b) Calculate the current through each resistor. (c) Calculate the voltage drop across each resistor.




FIGURE 1.37

**33.** (a) Calculate the current in each resistor in Fig. 1.38. (b) Calculate the voltage drop across each resistor. (c) Calculate the power delivered by the battery.




FIGURE 1.38

- **34.** Use Kirchhoff's laws to write two mesh equations for currents  $i_1$  and  $i_2$  in Fig. 1.39 (see also Fig. 1.23). Solve for these currents and then:
  - (a) Calculate the current through and the voltage across the  $10 \Omega$  resistor.
  - (b) Calculate the current through and the voltage across the  $2 \Omega$  resistor.




FIGURE 1.39

**35.** Repeat Problem 34, that is, determine the unknown currents and voltages in (a) and (b), except this time use only superposition to solve for the unknowns. *Ans:* (a) 1 A, 10 V. (b) 2 A, 4 V.

- **36.** Repeat Problem 34, that is, determine the unknown currents and voltages in (a) and (b), except this time use only Thevenin's and Norton's theorems to solve for the unknowns. *Hint:* replace the circuit to the right of the 2  $\Omega$  resistor by Thevenin's equivalent, or replace the circuit to the left of the 10  $\Omega$  resistor by Norton's equivalent.
- **37.** Find Thevenin's equivalent at the terminals a-b for the circuit shown in Fig. 1.40.





FIGURE 1.40


- **38.** If a resistor is connected to terminals *a*-*b* of the circuit shown in Fig. 1.40, what value should it have for maximum power transfer to it? What is the maximum power?
- **39.** Find the Thevenin's equivalent of the circuit shown in Fig. 1.41 as viewed from the terminals *x*-*y*.

*Ans*: 12.414 V, 6.896 Ω?



#### FIGURE 1.41

**40.** Resistor  $R_L$  is connected to the circuit shown at terminals *a-b* (Fig. 1.42). (a) Find the value of  $R_L$  for maximum power delivery to  $R_L$ . (b) What is the maximum power? (c) What is the power delivered to  $R_L$  when  $R_L = 10 \Omega$ ?



#### FIGURE 1.42

- **41.** Discuss the meaning of matching with respect to power transfer.
- **42.** In the circuit of Fig. 1.23 use two loop currents to solve for current  $i_{R_1}$  but assume current  $i_2$  has a counter clockwise orientation.

- **43.** Solve for current  $i_2$  in the circuit shown in Fig. 1.24.
- **44.** Solve for current  $i_3$  in the circuit shown in Fig. 1.24.
- **45.** Use the mesh method to solve for current  $i_1$  in the circuit shown in Fig. 1.24, except assume current  $i_3$  is counterclockwise.
- **46.** Use loop equations to solve for the current in resistor  $R_2$  of the circuit shown in Fig. 1.24.

Ans:  $iR_5 = i_1 - i_3 = 0.19$  A.

- **47.** When writing loop equations, is there an advantage to assuming the same orientation for all loop currents?
- **48.** Referring to Fig. 1.25d, a 2  $\mu$ F capacitor is charged to 12 V and then connected across a resistor of 100  $\Omega$ .
  - (a) Determine the initial charge on the capacitor.
  - (b) Determine the initial current through the  $100 \Omega$  resistor.
  - (c) Determine the time constant.
- **49.** Calculate the charge on the capacitor and the current through the resistor at time t = 1 ms for the RC circuit of Problem 48.
- **50.** Three capacitors are connected in series across a 100 V battery. If the capacitances are  $1 \mu$ F,  $0.1 \mu$ F, and  $0.01 \mu$ F, respectively, calculate the potential difference across each capacitor.

*Hint:* First show that the equivalent capacitance of three capacitors in series is  $1/C_{eq} = 1/C_1 + 1/C_2 + 1/C_3$ . Use Kirchhoff's law to state that battery voltage


$$V = V_1 + V_2 + V_3$$
  
=  $1/C_1 \int i dt + 1/C_2 \int i dt + 1/C_3 \int i dt$   
=  $(1/C_1 + 1/C_2 + 1/C_3) \int i dt$   
=  $(1/C_1 + 1/C_2 + 1/C_3) Q.$ 

We can now solve for the charge Q that is deposited on the equivalent capacitor  $C_{eq}$ , which is the same charge that also exists on each capacitor. Hence, the voltage on each capacitor is  $V_1 = Q/C_1$ ,  $V_2 = Q/C_2$ , and  $V_3 = Q/C_3$ . No confusion should result because the same charge Q exists on each capacitor: the plates of the capacitors in series have opposite charges which cancel each other, leaving only the +Q and -Q on the outer plates.

Ans: 0.9 V, 9 V, 90 V.


- **51.** An initially uncharged 2  $\mu F$  capacitor is connected in series with a 10 k $\Omega$  resistor and a 12 V battery.
  - (a) Find the charge and voltage on the capacitor after a very long time.
  - (b) Find the charge and voltage on the capacitor after one time constant.
- 52. A 2  $\mu F$  capacitor is charged to 12 V and then connected across a resistor of 100  $\Omega.$ 
  - (a) Determine the initial energy stored in the capacitor.
  - **(b)** Determine the energy stored in the capacitor after two time constants have elapsed.

- **53.** A 1 mH inductor and a 1 k $\Omega$  resistor are connected to a 12 V battery for a long time. The circuit is similar to that in Fig. 1.26. The battery is suddenly removed and a 1 k $\Omega$  resistor is substituted.
  - (a) Find the initial inductor current  $i_0$  at the time of substitution.
  - (b) Find the current in the circuit after two time constants have elapsed.
  - (c) Find the total heat produced in the resistors when the current in the inductor decreases from its initial value  $i_0$  to 0.
- **54.** Calculate the time constant of a circuit of inductance 10 mH and resistance 100  $\Omega$ . *Ans:* 100  $\mu$ s.
- **55.** Assume the switch in Fig. 1.27a has been closed for a long time so the current through the inductor has settled down to  $i_{\rm L} = 0.15$  A. Suppose the battery is suddenly disconnected, (a) Find and sketch the voltage across the 30  $\Omega$  resistor, (b) What is the time constant?
- **56.** In the circuit of Fig. 1.27a the switch is closed at time t = 0. Find the current in the switch for t > 0.
- **57.** Assume switch in Fig. 1.43 was open for a long time. (a) Find  $v_C(0)$  and  $v_C(\infty)$ . (b) Using values found in (a) sketch  $v_C(t)$  for  $0 > t \ge 0$ . (c) Find voltage  $v_C(t)$  for  $t \ge 0$  (Hint: for an RC circuit, a general expression is  $v_C(t) = A + B e^{-t/RC}$ , find A, B and RC.



#### FIGURE 1.43

**58.** Determine inductor voltage  $v_L(t)$  for the circuit shown in Fig. 1.44. Switch was in battery position for a long time. At time t = 0, switch disconnects battery and connects to the capacitor.




#### FIGURE 1.44

**59.** In the parallel circuit, Fig. 1.28, element values are  $R = 10 \Omega$ , L = 1/32 H,  $C = 50 \mu F$ . Given that  $i_L(0) = -2 A$  and  $v_C(0) = 40 V$ , find  $i_L(t)$  for t > 0. For this problem, assume currents in R, L and C, all flow in a downward direction.

#### 78 Electronics and communications for scientists and engineers

- **60.** Critical damping in an RLC circuit occurs when the damping or attenuation coefficient equals the resonant frequency. Show that this leads to the relationship  $L = 4R^2C$ .
- **61.** In Fig. 1.45, the switch which has been closed for a long time, opens at t = 0. Find i(t) for  $t \ge 0$ .



#### FIGURE 1.45

- **62.** For the critically damped case, Eq. (1.71), verify that the energy stored in inductor L,  $i_L(0) = 3$  A, is dissipated as heat in resistor R. Use the same values that were used to obtain Eq. (1.71).
- **63.** For the underdamped case, Eq. (1.75), verify that the energy stored in inductor L,  $i_L(0) = 3$  A, is dissipated as heat in resistor R. Use the same values that were used to obtain Eq. (1.75).
- **64.** In Example 1.13 and Fig. 1.32 we calculated inductor current  $i_L$ , given by Eq. (1.78a), when both inductor and capacitor were initially energized. Eq. (1.78a) applied to the overdamped case. Repeat the calculation for the critically damped case, that is, verify that Eq. (1.78b) applies for this case.
- **65.** Repeat the calculation outlined in Problem 64, except now apply it to underdamped case.
- **66.** In Example 1.14, part (a), we derived an expression for current i(t) when only C in Fig. 1.33 was energized with  $v_C(0) = 3$  V. Using the derived expression for i(t), verify that  $v_C(0) = 3$  V and i(0) = 0.
- **67.** Repeat Problem 1.66 for part (b), that is, verify that the derived current i(t) does result in i(0) = 10 mA and  $v_C(0) = 3$  V.
- **68.** Use inductor current, Eq. (1.90), which was derived in Example 1.16, part (b), to show that the initial voltage on capacitor C is v(0) = 5 V.

# 2

# AC circuits

# 2.1 Introduction

The previous chapter was concerned primarily with DC circuits. Steady voltages and currents are the simplest and occur widely in circuits. Therefore, a study of electronic circuits usually begins with an analysis of DC circuits. In this chapter we will continue the study of circuits with the steady-state analysis of AC circuits.

The simplest and widely occuring time-varying voltages and currents are sinusoidal. They alternate direction periodically and are referred to by the universal name of alternating currents. Even though there is a multitude of other alternating signals,<sup>1</sup> such as square wave, sawtooth, triangular, etc., AC is usually reserved for sinusoidally alternating signals. There is a special characteristic of sinusoids that no other periodic waveshape possesses: *if a linear circuit is driven by a sinusoidal source, then all responses anywhere in the circuit are also sinusoidal*. This observation applies *only after all initial transients have died down and a steady state is reached*. It is referred to as *steady-state AC analysis* and is of considerable practical importance. For example, in a power utility grid, all voltages and currents vary precisely at 60 Hz (50 Hz in Mexico and Europe). This variation is so precise that it is used to operate our wall clocks throughout the grid. Nonsinusoidal waveshapes that drive circuits produce responses that vary substantially—to the point that the response has no resemblance to the source variation. It is only the sinusoid that has that special characteristic and which is used to develop the *phasor method* for AC circuit analysis. Hence, a logical next step is the study of AC circuits.

Practical electronic circuits must process a variety of signals, of which the steady and sinusoidal are just two. Does this imply that we are going to have an endless procession of chapters, one for square-wave, one for exponential, and so on? Fortunately, for most practical situations a study of DC and AC circuits will suffice. The reason is that many environments such as those in power and in communication operate with sinusoidal signals and thus can be modeled as AC circuits. The power utilities, for example, put out precise 60 Hz sinusoidal voltages. Narrowband signals used in AM and FM broadcasting can be treated as quasi-sinusoidal signals. Even digital communication is usually a periodic interruption of a sinusoidal carrier. DC analysis, on the other hand, can be used to analyze circuits that are connected to sources that produce a square-wave type of signal, by considering the

<sup>1</sup>When convenient, we will use the term *signal* interchangeably with *voltage* and *current*. Obviously in the power industry signal is rarely used since a precise distinction between voltage and current needs to be made at all times. On the other hand, in the communication industry, where currents are usually in the micro- or milliamp range, but voltages can vary anywhere from microvolts at the antenna input to tens of volts at the output of an amplifier, the term *signal* is commonly used and usually denotes a signal voltage.

straight-line portions of the square-wave signal as DC. Then, by pasting together the DC type responses, an accurate representation of the square-wave response can be obtained. The remaining multitude of other signals, if not directly amenable to DC or AC analysis, can nevertheless be analyzed by the Fourier method, which is a technique that represents an arbitrary periodic signal by sinusoidal terms of different frequencies. If the resultant series of sinusoidal terms converges quickly, we can again treat the circuit as an AC circuit and obtain the circuit response to the arbitrary signal as a sum of responses to the sinusoidal Fourier terms. Thus, the sinusoidal signal seems to have a special place among all signals.

It is hoped that we have established in this brief introduction that a study of AC and DC circuits provides us with fundamental tools in circuit analysis that can be used even when a circuit is driven by voltages or currents other than DC or AC.

# 2.2 Sinusoidal driving functions

If the voltage or current source is sinusoidal, all voltages and currents anywhere in the linear circuit will also be sinusoidal. Therefore, if it is desired to know a voltage somewhere in the circuit, all that remains to be solved for are the amplitude and phase angle of the unknown voltage. For example, say we drive a circuit with

$$\rho_s = V_s \cos \omega t \tag{2.1}$$

where  $v_s$  is the source voltage,  $V_s$  is the amplitude, and  $\omega$  is the *angular frequency* of the sinusoid.<sup>2</sup> A voltage anywhere in the circuit will look like

$$v = V\cos\left(\omega t + \theta\right) \tag{2.2}$$

where the amplitude *V* and phase  $\theta$  must be determined, but where the sinusoid varies at an angular frequency  $\omega$  that is already known. For example, Fig. 2.1a shows an arbitrary network, a source voltage  $\nu_s$ , and a voltage  $\nu$  at some place in the circuit. Fig. 2.1b shows what these voltages look like. Voltage amplitude *V* and angle  $\theta$  need to be determined, but  $V_s$  and  $\omega$  are known.

To clarify sinusoidal variations when  $\omega$  is given, we show two plots in Fig. 2.1, one versus  $\omega t$  and one versus t. With respect to  $\nu_s$ , voltage  $\nu$  is shifted to the left by  $\theta$  radians ( $\nu$  occurs earlier in time than  $\nu_s$ ) and we say that  $\nu$  leads  $\nu_s$  by  $\theta$  radians or by  $\theta/\omega$  seconds. Conversely, we can say  $\nu_s$  lags  $\nu$ . Two sinusoids which are leading or lagging with respect to each other are said to be *out of phase*, and when  $\theta$  is zero they are said to be *in phase*. Phase-lead and -lag networks are of considerable interest in electronics.

Phasor analysis, the subject of the next section, will teach us to determine V and  $\theta$  in an easy and elegant manner without resorting to differential equation solutions which normally are required when solving circuit equations in the time domain.

<sup>&</sup>lt;sup>2</sup>As was pointed out in Section 1.4, small-case letters are instantaneous values reserved for time-varying voltages and currents, i.e.,  $v \equiv v(t)$ ; upper-case letters are for constant values; sub-*p* in amplitude  $V_p$  means peak value; and  $\omega$  is the angular frequency in radians per second of the sinusoid. There are  $2\pi$  radians in one complete cycle and it takes time *T*, called a *period*, to complete a cycle, i.e.,  $\omega T = 2\pi$ . Since there are 1/T cycles per second, called frequency *f*, we have  $f = 1/T = \omega/2\pi$  cycles per second or hertz (Hz).




FIG. 2.1 (a) A network with only a few elements shown, (b, c) Voltage  $\nu$  (for which V and  $\omega$  need to be determined) and source voltage  $\nu_{sr}$  plotted versus (b)  $\omega t$  and (c) t.

#### 2.2.1 Phasor analysis

A circuit containing resistors R, capacitors C and inductors L is customarily referred to as an RLC circuit. If we consider a simple series RLC circuit, as shown in Fig. 2.2, which is connected to a time-varying voltage source  $\nu(t)$  and want to know what the current i(t)in the loop is, we start by applying Kirchhoff's voltage law around the loop and obtain the following equation:


$$v(t) = Ri(t) + L\frac{di(t)}{dt} + \frac{1}{C}\int i(t)dt$$
(2.3)

Solving this equation is usually a formidable task. However, for sinusoidally varying voltage sources such as  $\nu(t) = V_p \cos \omega t$ , the problem becomes much simpler as we can then apply phasor analysis. The basis of phasor analysis is as follows:

(1) First, we recognize that we are dealing with a linear problem.

(2) The above equation is basically a linear differential equation (LDE) with constant coefficients.

(3) Natural solutions to LDEs with constant coefficients are exponentials (because differentiating an exponential yields the same exponential, whereas differentiating a cosine yields a sine). Hence, let us try to represent the source by an exponential. We



**FIG. 2.2** (a) Current i(t) is to be determined when voltage  $\nu(t)$  drives the series RLC circuit, (b) Phase relationship between the voltages  $V_p = V_R + V_L + V_C$  and the current *I* when the RLC circuit is inductive, (c) Phase relationship when the circuit is capacitive.

can do this by noting that  $e^{\pm jx} = \cos x \pm j \sin x$ , which is a complex number<sup>3</sup> expression and is known as *Euler's* or as *DeMoivre's identity*. The use of the phasor method will thus have a small penalty: all calculations will be in terms of complex numbers.

(4) Let the real source be given by  $\nu = V_p \cos \omega t = \text{Re } V_p e^{j\omega t}$ , where Re stands for "*the real part of.*" Now, if we only could drop the Re operator we would then be representing the actual source by an exponential source  $V_p e^{j\omega t}$ . In fact, we can do just that. Because the system is linear, we can omit the Re operator, obtain the solution to the problem with the exponential source, and convert it to the solution for the real source by simply taking the real part of the exponential source solution.

(5) The solution for the current with an exponential source has the form  $Ie^{j\omega t}$ , with *I* as the only unknown. Hence, we have reduced the problem to finding a complex number *I*, which will be referred to from now on as phasor *I*.

(6) The problem is essentially solved once we have found phasor *I*. To convert phasor *I* to real-time current i(t), we simply multiply *I* by  $e^{j\omega t}$  and take the real part, that is,

$$i(t) = \operatorname{Re}Ie^{j\omega t} \tag{2.4}$$

For example, if the solution is phasor  $I = I_{\nu}e^{j\theta}$ , then

$$i(t) = \operatorname{Re}I_{p}e^{j\theta}e^{j\omega t} = I_{p}\cos\left(\omega t + \theta\right)$$
(2.5)

where  $I_p$  is the *current amplitude* (a real number) and  $\theta$  is the phase angle of the current with respect to the source voltage (this would represent a capacitive circuit because *I* leads *V*). Thus, if we can find  $I_p$  and  $\theta$  the problem is solved.

<sup>&</sup>lt;sup>3</sup>We can represent a point uniquely either by specifying the rectangular coordinates *a*, *b* or the polar coordinates *r*,  $\theta$ . Similarly, for complex numbers, we can state that  $a + jb = re^{j\theta}$ , where  $r = \sqrt{(a^2 + b^2)}$  and  $\theta = \tan^{-1} b/a$ . Hence  $1/(a + jb) = (a - jb)/(a^2 + b^2) = e^{-j\theta}/(a^2 + b^2)^{1/2}$ , where *a*, *b*, *r* are real numbers  $j = \sqrt{-1}, e^{j\pi/2} = j$ , and 1/j = -j.

Now that we know what the phasor method<sup>4</sup> is, let us use it to find  $I_p$  and  $\theta$  for the circuit in Fig. 2.2a. Substituting  $V_p e^{j\omega t}$  for  $\nu(t)$  and  $Ie^{j\omega t}$  for i(t) in (2.3) and performing the indicated differentiation and integration, we obtain

$$V_p = RI + j\omega LI + \frac{I}{j\omega C}$$
(2.6)

after canceling  $e^{j\omega t}$  from both sides. Factoring out the unknown current I gives

$$V_{p} = \underbrace{\left[R + j\left(\omega L - \frac{1}{\omega C}\right)\right]}_{ZI} I$$

$$= ZI$$
(2.7)

where we now identify the quantity in the square brackets as the *impedance Z*. The impedance *Z* is a complex quantity with a real part which is the *resistance R* and an imaginary part which is called the *reactance*. When the inductive term  $\omega L$  dominates, the reactance is positive, whereas when the capacitive term  $1/\omega C$  dominates, the reactance is negative.

The beauty of the phasor method is that it converts an integro-differential equation (2.3) (in the time domain) into a simple algebraic equation (2.7) (in the frequency domain) which is almost trivial to solve for *I*. Thus, here is the solution for the phasor current *I*:

$$I = \frac{V_p}{R + j(\omega L - 1/\omega C)}$$
(2.8)

or just simply  $I = V_p/Z$ . When working with complex quantities it is best to have complex numbers occur only in the numerator. Hence, we multiply the numerator and denominator of (2.8) by the complex conjugate of the denominator to obtain

$$I = \frac{V_p [R - j(\omega L - 1/\omega C)]}{R^2 + (\omega L - 1/\omega C)^2}$$
(2.9)

This can be converted to polar form

$$I = \frac{V_p}{\left[R^2 + (\omega L - 1/\omega C)^2\right]^{1/2}} e^{-j \arctan(\omega L - 1/\omega C)/R}$$
  
=  $I_p e^{-j\theta}$  (2.10)

which is the solution to the unknown current in phasor form. Now, to obtain the real-time solution we multiply by  $e^{j\omega t}$  and take the real part, i.e.,  $i(t) = \text{Re } Ie^{j\omega t}$ , or

$$i(t) = \frac{V_p}{\left[R^2 + (\omega L - 1/\omega C)^2\right]^{1/2}} \cos(\omega t - \arctan(\omega L - 1/\omega C)/R)$$
  
=  $I_p \cos(\omega t - \theta)$  (2.11)

<sup>4</sup>In general, phasors are complex quantities and as such should be distinguished from real quantities. Most books do this either by bolding, starring or underlining phasors. We feel that it is sufficiently obvious when phasors are involved so as not to require special notation.

The solution to this problem is now completed. The amplitude of the current is thus

$$I_p = V_p / \sqrt{R^2 + (\omega L - 1/\omega C)^2}$$

and the phase angle is  $\theta = \arctan(\omega L - 1/\omega C)/R$ . Note that the current amplitude and phase angle are real quantities. Since the phase angle of the source voltage is taken as zero (we began this problem with the source phasor voltage given as  $V = V_p e^{j0} = V_p$ ) and the unknown phasor current was found to be  $I = I_p e^{-j\theta}$  we see now that the current lags the voltage by  $\theta$  degrees. The series RLC circuit is said to be inductive if  $\omega L-1/\omega C$  is positive and capacitive if  $\omega L-1/\omega C$  is negative.

The lead and lag between two phasors<sup>5</sup> is best shown by a vector diagram like the one in Fig. 2.2b. The source voltage is represented by a phasor  $V = V_p$ , which is horizontal in Fig. 2.2b, and the current phasor  $I = I_p e^{-j\theta}$  is shown at a lagging angle of  $\theta$ . If, in (2.7), the capacitance *C* or the frequency  $\omega$  is decreased such that the capacitive term becomes larger than the inductive term, the phase angle  $\theta$  changes sign, as the current now leads the voltage. The series RLC circuit is now referred to as *capacitive* and the phase diagram for this situation is shown in Fig. 2.2c.

# Example 2.1

If the voltage source in Fig. 2.2a is changed to  $\nu(t) = V_p \cos(\omega t + \varphi)$ , find the current i(t) in the circuit.

First, let us convert the circuit to a phasor circuit by substituting impedances for the *R*, *L*, *C* elements and by changing the source voltage  $\nu(t)$  to a phasor voltage, as shown in Fig. 2.3. The source phasor voltage is obtained as

$$v(t) = V_p \cos(\omega t + \varphi) = \operatorname{Re} V_p e^{j(\omega t + \varphi)}$$
$$= \operatorname{Re} V_n e^{j\varphi} e^{j\omega t} = \operatorname{Re} V e^{j\omega t}$$




FIG. 2.3 The phasor equivalent circuit of the circuit in Fig. 2.2a.

<sup>5</sup>A phasor is a stationary vector, but is derived from a rotating vector. A phasor which is multiplied by  $e^{j\omega t}$  rotates counterclockwise with time *t*, because the  $e^{j\omega t}$  term increases the angle  $\omega t$  of the phasor with time *t*. The rotation is frozen at t = 0, which drops the rotation as well as  $e^{j\omega t}$  from the picture.

where the phasor voltage V is identified as  $V = V_p e^{j\phi}$ . Solving for the phasor current I in the circuit of Fig. 2.3, we obtain

$$I = \frac{V_p e^{j\varphi}}{R + j(\omega L - 1/\omega C)}$$

which is identical to (2.8) except for the additional  $e^{j\phi}$  phase term. Hence the solution to the real- time current is also given by (2.11), except for the additional  $e^{j\phi}$  phase term; i.e., repeating the steps that lead from (2.8) to (2.11) gives

$$i(t) = I_p \cos(\omega t - \theta + \varphi)$$

Thus, except for the constant phase shift  $\phi$ , this problem is virtually identical to that of Fig. 2.2a. In this problem we started out with the phasor voltage  $V = V_p e^{i\phi}$  that drives the circuit and solved for the phasor current *I*, which turned out to be  $I = I_p e^{-j\theta} e^{i\phi}$ . The phase diagrams of Figs. 2.2b and c therefore also apply to this problem simply by rotating both voltage and current phasors counter-clockwise by  $\phi$  degrees.

#### 2.2.2 Impedance and phasor relationships for R, L, and C

We have seen that the relationships  $\nu = Ri$ ,  $\nu = L di/dt$ , and  $\nu = 1/C \int i dt$  for R, L, and C in the time domain changed to the phasor relationships V = RI,  $V = j\omega LI$ , and  $V = I/j\omega C$  in the frequency domain. Fig. 2.4 gives the impedances and shows the phase relationships between voltage and current for the three circuit elements. With the current assumed as the horizontal reference phasor, we see that the voltage is in phase with *I* for a resistor *R*, that the voltage leads *I* by 90° for an inductor, and that the voltage lags *I* by 90° for a capacitor.

Impedance in AC analysis takes the place of resistance in DC analysis. Hence for AC circuits, Ohm's law becomes V = I Z, except for Z being a complex number. As a matter of fact, we can generalize and state that AC circuit analysis is DC analysis




FIG. 2.4 Impedance Z and current and voltage phasors for R, L, and C.

with complex numbers.<sup>6</sup> This is a powerful statement and means that all the circuit laws that were derived in the previous chapter apply equally to AC circuits. The equivalence theorem, source transformation, Thevenin's theorem, and loop equations all apply. The next example will demonstrate that.

#### Example 2.2

Find voltage  $\nu_2(t)$  when the circuit shown in Fig. 2.5a is driven by a voltage source with  $\nu = \cos 2 t$ .

The time-domain circuit is first converted to a phasor circuit by changing all circuit elements to impedances as shown in Fig. 2.5b. For example, the 1H inductor becomes an element of impedance  $j\omega L = j2$ , and the capacitor transforms to  $1/j\omega C = 1/j = -j$ , where  $\omega$  is given as 2 rad/s. The phasor source voltage is obtained from  $v = 1 \cos 2 t = \text{Re } 1e^{j2t}$  and is  $V = 1e^{j0} = 1$ . The output voltage is given by  $V_2 = 2I_2$ . Hence we solve for  $I_2$  first. Basically the circuit in Fig. 2.5b is like a DC circuit and we proceed to solve for the unknowns on that basis.




FIG. 2.5 (a) A two-mesh circuit in the time domain, and (b) the equivalent phasor circuit in the frequency domain, (c) A phasor diagram for the circuit, showing it to be a phase-lag network, (d) A real-time sketch of input and output voltages.

<sup>6</sup>Strictly speaking this is true only for AC steady state, meaning that all transients have died down. For example, when a sinusoidal source is switched into a circuit, it could create a brief transient in addition to the forced response. AC steady state refers to the time when all transients have died down and only the response to the sinusoidal driving function remains.

Writing the mesh equations for  $I_1$  and  $I_2$ , we obtain

$$1 = j1I_1 + j1I_2 0 = j1I_1 + (2-j1)I_2$$

These two simultaneous equations in two unknowns are easily solved for  $I_2$ , thus

$$I_2 = \frac{-j}{2+j2} = \frac{\sqrt{2}}{4} e^{-j3\pi/4}$$

The phasor diagram in Fig. 2.5c shows that  $I_2$  lags the source voltage *V* by 135°, and has a magnitude of  $\sqrt{2}/4$ . Voltage  $V_2$  is simply obtained by multiplying  $I_2$  by the resistance of the 2  $\Omega$  resistor, i.e.,  $V_2 = \sqrt{2}/2e^{-j3\pi/4}$ . The real-time voltage can now be obtained by multiplying by  $e^{j\omega t}$  and taking the real part, that is,

$$v_2(t) = \operatorname{Re} V_2 e^{j^{2t}} = \operatorname{Re} \frac{\sqrt{2}}{2} e^{j(2t - 3\pi/4)}$$
$$= \frac{\sqrt{2}}{2} \cos(2t - 3\pi/4)$$

A sketch of the real-time voltage and current is shown in Fig. 2.5d. Hence, a 1 V sinusoidal source voltage produces a 0.7 V output voltage that lags the input voltage by 135°.

The phasor currents in Fig. 2.5c were sketched without performing any additional calculations. After finding  $I_2$  and after sketching the three phasor voltages (which close upon themselves—see (1.10)), we observe that phasors  $I_1$  and  $V_L$  must be orthogonal (inductor current lags inductor voltage by 90°). Furthermore, capacitor voltage  $V_2$  lags capacitor current  $I_C$  by 90°; hence we can sketch  $I_C$  at right angles to  $V_2$ . The fact that phasor diagram currents at a node must close on themselves (current summation at the top node:  $I_1 = I_2 + I_C$ , see (1.11)) allows us to complete the sketch for the currents. Fig. 2.5c shows that voltage and current in the 2  $\Omega$  resistor are in phase and that magnitude  $V_2$  is twice as large as magnitude  $I_2$ .

#### 2.2.3 Admittance

In addition to impedance we often use *admittance Y*, which is defined as the *reciprocal of impedance*, i.e., Y = 1/Z. The advantage is that circuit elements connected in parallel have an admittance which is the sum of the admittances of the individual circuit elements. Thus, if we take a resistor, an inductor, and a capacitor and instead of connecting them in series as shown in Fig. 2.3, we connect them in parallel, we obtain

$$Y = 1/R + 1/j\omega L + j\omega C$$
  
= 1/R + j(\overline{\overlin}\overlin{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overlin}\overlin{\overline{\overline{\overline{\overlin}\everlin{\verline{\verlin}\overlin

for the admittance, where we refer to *G* as *conductance* and to *B* as *susceptance*. A capacitive circuit for which  $\omega C > 1/\omega L$  has a positive susceptance, but when  $1/\omega L$  is larger than  $\omega C$  the susceptance is negative and the circuit is said to be inductive.

Expressing impedance Z = R + jX in terms of admittance Y = G + jB, we obtain

$$Z = \frac{1}{Y} = \frac{1}{G + jB} = \frac{G - jB}{G^2 + B^2}$$
(2.13)

showing that negative susceptance corresponds to positive reactance, as expected.

# 2.3 High-pass and low-pass filters

Since the impedance of inductors and capacitors depends on frequency, these elements are basic components in networks that are frequency sensitive and frequency selective. We will now consider some often-used but simple two-element filters: the RC and RL filters. Even though RL filters can perform the same filtering action as RC filters, in practice the RC filter is preferred as inductors can be heavy, bulky, and costly.

#### 2.3.1 RC filters

An RC filter with input and output voltages is shown in Fig. 2.6a. According to Kirchhoff's laws the sum of voltages around the loop must be equal to zero, or  $V_i = I R + V_o$ . But  $V_o = IZ_C = I/j\omega C$ , which gives for the voltage gain<sup>7</sup> of the filter




FIG. 2.6 (a) An RC low-pass filter. (b) The magnitude plot of an RC low-pass filter on log-log paper. (c) The phase plot shows it to be a phase-lag network.

<sup>7</sup>We will use the term voltage gain for the ratio  $V_0/V_i$ , even though for the passive filter considered here it would be more appropriate referred say voltage loss. However, in electronics,  $V_0/V_i$  is usually referred to as gain and sometimes as a transfer function. where  $\omega_0 = 1/RC$  and is usually referred to as the *corner, cutoff*, or *half-power* frequency.<sup>8</sup> The magnitude  $|V_0/V_i| = 1/\sqrt{1 + (\omega/\omega_0)^2}$  and the phase  $\theta = \tan^{-1} \omega RC = \tan^{-1} \omega/\omega_0$  are plotted in Figs. 2.6b and c. From the magnitude plot we conclude that this is a low-pass filter and from the phase plot we conclude that it is a phase-lag network. At the corner frequency (also known as the 3 dB (dB)<sup>9</sup> frequency) the output voltage is down by  $\sqrt{2}$ and the output phase lags the input phase by 45°.

If we examine the equations and figures in more detail we find that at low frequencies the current is limited to small values by the high impedance of the capacitor. Hence, the voltage drop across *R* is small and most of the  $V_i$  voltage appears across the  $V_o$  terminals. But at high frequencies, most of the  $V_i$  is dropped across *R* because the impedance  $Z_C = 1/j\omega C$  of *C* becomes small, practically short-circuiting the output. Hence  $V_o$  drops off sharply at high frequencies. The transition frequency between the band of frequencies when  $V_o \approx V_i$  and when  $V_o$  becomes negligible can be considered to be the half-power frequency  $f_0$ . Therefore,  $f_0$  is useful in identifying the boundary between these two regions. We call such a filter a *low-pass filter*. Thus, whenever the voltage is taken across a capacitor, the inertia property of capacitors reduces fast variations of voltage while leaving the DC component of  $V_i$  unaffected. Such a filter is thus ideal in DC power supplies when voltage smoothing is needed after rectifying an AC voltage.

#### 2.3.2 High-pass RC filter

If we interchange *R* and *C* as shown in Fig. 2.7a, we obtain a filter that passes high frequencies while attenuating the low ones. Summing the voltages around the loop we obtain  $V_i = I/j\omega C + V_o$ . But  $V_o = I R$ , which gives for voltage gain




FIG. 2.7 (a) An RC high-pass filter. (b) The magnitude plot of an RC high-pass filter on log-log paper. (c) The phase plot shows it to be a phase-lead network.

<sup>8</sup>At  $\omega = \omega_0 = 1/RC$  the voltage amplitude is  $1/\sqrt{2}$  of its maximum magnitude. Since power is proportional to voltage squared, the power at  $\omega_0$  is 1/2 of its maximum power. Hence, the name half-power frequency. Strictly speaking, the half-power frequency is  $f_0$  which is related to  $\omega_0$  by  $f_0 = \omega_0/2\pi$ .

<sup>9</sup>Power gain in terms of dB or decibel is defined as  $10 \log_{10} |P_o/P_i$ , where  $P_o$  is power out and  $P_i$  is power in, or in terms of voltage as  $20 \log_{10} |V_0/V_i|$ .

$$\frac{V_o}{V_i} = \frac{1}{1 + \frac{1}{j\omega RC}} = \frac{1 - 1/j\omega RC}{1 + 1/(\omega RC)^2} \\
= \frac{1}{\sqrt{1 + 1/(\omega RC)^2}} e^{j \arctan 1/\omega RC} \\
= \frac{1}{\sqrt{1 + (\omega_0/\omega)^2}} e^{j\theta}$$
(2.15)

where  $\omega_0 = 1/RC$  is the half-power frequency and  $\theta = \tan^{-1} \omega_0/\omega$ . The magnitude and phase are plotted in Fig. 2.7b and c. For angular frequencies much larger than  $\omega_0$ , the magnitude  $|V_o/V_i| = 1$  and phase  $\theta = 0^\circ$ , whereas for frequencies much less than  $\omega_0$ , we have  $|V_o/V_i| \approx \omega/\omega_0 \ll 1$  and  $\theta \approx 90^\circ$ . Frequencies below  $f_0 = \omega_0/2\pi$  are attenuated and frequencies above  $f_0$  pass through the filter. A filter of this type is referred to as a *high-pass and phase-lead network*.

Such a filter is typically used as a coupler between amplifier stages: it allows the AC signal to pass from amplifier to amplifier while blocking the passage of any DC voltage. Thus the AC signal is amplified and any undesirable effects of a DC voltage—such as changing the amplifier bias or driving the amplifier into saturation—are avoided.

#### 2.3.3 RL filters

A low-pass RL filter is shown in Fig. 2.8a. Summing voltages around the loop, we obtain  $V_i = j\omega LI + V_o$ , where the output voltage is  $V_o = RI$ . The voltage gain is then given by

$$\frac{V_o}{V_i} = \frac{1}{1 + j\omega L/R} = \frac{1}{\sqrt{1 + (\omega/\omega_0)^2}} e^{-j\theta}$$
(2.16)

The last expression of (2.16) was obtained by comparing the middle term of (2.16) to the corresponding one in (2.14). Thus  $\omega_0$  in (2.16) is  $\omega_0 = R/L$  and  $\theta = \tan^{-1} \omega L/R = \tan^{-1} \omega/\omega_0$ . We see now that this filter is a *low-pass, phase-lag network*, similar in characteristics to the RC filter of Fig. 2.6. Hence, there is no need to draw amplitude and phase plots; we can simply use those in Fig. 2.6b and c.




FIG. 2.8 (a) A low-pass RL filter. (b) A high-pass RL filter.

#### 2.3.4 High-pass RL filter

Interchanging *R* and *L*, we obtain the high-pass filter shown in Fig. 2.8b. Summing voltages around the loop, we obtain  $V_i = RI + V_o$ , where the output voltage is  $V_o = j\omega LI$ . The voltage gain is thus

$$\frac{V_o}{V_i} = \frac{1}{1 + \frac{1}{i\omega L/R}} = \frac{1}{\sqrt{1 + (\omega_0/\omega)^2}} e^{i\theta}$$
(2.17)

Again, comparing this expression to (2.15), we conclude that  $\omega_0 = R/L$  and  $\theta = \tan^{-1} \omega_0/\omega$ . This filter is therefore a high-pass and a phase-lead network, similar to that of Fig. 2.7a. The magnitude and phase plots are shown in Fig. 2.7b and c.

#### Example 2.3

A primary purpose of an amplifier is to amplify an AC signal. To obtain sufficient gain, an amplifier consists of several amplifier stages in cascade. The amplifier stages, however, cannot just simply be connected because the output of a stage is usually characterized by a large DC voltage and a smaller, superimposed AC voltage. Connecting the output of a stage directly to the input of the next stage, the large DC level could easily saturate that stage and make it inoperative. What is needed is a high-pass filter between the stages that would stop a transfer of DC but would allow AC to proceed to the next stage for further amplification. A high-pass RC filter is ideally suited and is shown in Fig. 2.9. Design a filter that would pass AC signals above 20 Hz and block DC. The input resistance of the amplifiers is 0.1 MΩ. The cutoff frequency of the RC filter is given by  $\omega_0 = 1/RC$ . Solving for the capacitance, we obtain  $C = 1/2\pi f_0 R = 1/6.28 \cdot 20 \cdot 10^5 = 0.08 \,\mu\text{E}$  Using Fig. 2.7b, we see that at 20 Hz the voltage gain will be down by 3 db but that higher frequencies will be passed by the filter to the following amplifier without loss. Such a filter is also known as a coupling circuit. One can readily see that by making *C* larger, even lower frequencies will be passed. However, there is a limit: increasing the values of *C* generally increases the physical size and the cost of capacitors.




FIG. 2.9 Two amplifier stages are coupled by a high-pass RC filter. The input resistance of the second amplifier serves as the *R* of the filter.

### 2.4 Resonance and band-pass filters

In the previous section we combined a resistive element with one energy-storing element (RL and RC) and obtained filters with low- and high-pass action. If we add both energystoring elements (RLC), we can obtain band-pass or band-rejection action. Band-pass filters can be used as tuning circuits where they allow one station or one channel out of many to be selected. For example, the VHF television channels 2 to 6 are located in the 54 to 88 MHz band, with each channel occupying a 6 MHz bandwidth. To receive a channel, a band-pass filter is used which allows frequencies of that channel to pass while discriminating against all other frequencies. The simplest band-pass filters are resonant circuits, which will be studied next.

#### 2.4.1 Series resonance


The circuit in Fig. 2.2a can be considered as a series resonant circuit. *Resonance* is defined as the condition when *current* and *voltage* are *in phase*. From (2.8) we see that this happens when the imaginary part of the denominator becomes zero, i.e.,  $j (\omega L - 1/\omega C) = 0$ , which gives for the resonant frequency

$$\omega_0 = \frac{1}{\sqrt{LC}} \tag{2.18}$$

The same result can be obtained by setting the phase angle  $\theta$  in (2.10) equal to zero (when  $\theta$  equals zero, current and voltage are in phase). At resonance, which occurs at  $\omega_0$ , the inductive reactance in the series circuit is equal and opposite to the capacitive reactance; this is shown in Fig. 2.10a.

Since the reactances now cancel, what remains is the resistance. At resonance, the impedance of the series circuit is therefore a minimum and is equal to *R*, that is,

$$Z = R + j(\omega_0 L - 1/\omega_0 C) = R$$
(2.19)



**FIG. 2.10** (a) A plot of inductive and capacitive reactance,  $X_L$  and  $X_C$ , showing that resonance occurs when they are equal. (b) Current *I*. in the series circuit, peaks at resonance. (c) Phasor diagram at resonance, showing that inductor and capacitor voltages are equal and opposite.

As a rule, the resistance in series resonant circuits is quite small; often there are no other resistors in the circuit and *R* is then simply the winding resistance of the inductor coil.

Interesting things happen at resonance. For example, the current *I* in the series circuit becomes a maximum at resonance and from (2.8) is equal to  $I = V_p/R$ . A plot of the current at and near resonance is shown in Fig. 2.10b. The voltages across the inductance *L* and capacitance *C* are equal and opposite (which means that  $V_L + V_C = 0$ ) and each of these voltages,  $V_L$  or  $V_C$ , can be much larger than the source voltage  $V_p$ . This is shown in the phasor diagram of Fig. 2.10c, which is similar to Fig. 2.2b or c, except for the phase angle  $\theta$ , which at resonance is equal to zero. If, for example, we consider the inductor voltage, which at resonance can be stated as  $V_L = j\omega_0 LI = j\omega_0 LV_p/R$ , we can readily see that  $V_L \gg V_p$  when  $\omega_0 L/R \gg 1$ , which is usually the case for practical situations.<sup>10</sup> Hence, we can view the series resonance circuit as a voltage amplifier:  $V_L$  peaks at  $\omega_0$  and drops off sharply either side of  $\omega_0$ . A similar observation holds for  $V_C$ .

### Example 2.4

It is desired to eliminate an interfering signal of frequency 90 MHz. Design a filter to "trap" this frequency. To accomplish this, we can either insert a parallel resonant circuit tuned to 90 MHz in series or a series resonant circuit tuned to 90 MHz as a shunt. Choosing the latter, we have a notch filter as shown in Fig. 2.11a. The voltage gain of this filter is easily calculated as

$$\frac{V_o}{V_i} = \frac{Ij(\omega L - 1/\omega C)}{V_i} = \frac{j(\omega L - 1/\omega C)}{R + j(\omega L - 1/\omega C)}$$

The magnitude of this gain is given by

$$\left|\frac{V_o}{V_i}\right| = \frac{(\omega L - 1/\omega C)}{\sqrt{R^2 + (\omega L - 1/\omega C)^2}}$$




FIG. 2.11 (a) A band-elimination or notch filter. (b) The voltage gain response as a function of frequency.

<sup>10</sup>The factor  $\omega_0 L/R$  will soon be identified with the quality factor Q, which for practical circuits is normally larger than 5. Had we considered the voltage across the capacitor  $V_C = I/j\omega_0 C = V_p/j\omega_0 RC$ , we would find that  $V_C \gg V_p$  when  $1/\omega_0 RC \gg 1$ . The Q-factor for a series resonant circuit is then  $Q_o = \omega_0 L/R = 1/\omega_0 RC$  (note that substituting the resonance frequency  $w_0 = 1\sqrt{LC}$  in  $Q = \omega_0 L/R$  will give  $Q_o = 1/\omega_0 RC$ ). In a series resonance circuit, the voltage across the capacitor or across the inductor can be significantly larger then the source voltage if  $Q \gg 1$ .

which is plotted in Fig. 2.11b. Therefore, at the resonance frequency  $\omega_0 = 1/\sqrt{LC}$ , the impedance of the series LC goes to zero, essentially short-circuiting any signal near the resonance frequency. If a 10 pF capacitor is used, the required inductance for this notch filter will be  $L = 1/(2\pi f_0)^2 C = 3 \cdot 10^{-7} H = 0.3 \mu H$ . These are both small values for inductance and capacitance, indicating that it becomes more difficult to build resonant circuits with lumped circuit elements for much higher frequencies. The value of *R* is related to the *Q* of this circuit ( $Q_o = \omega_0 L/R$ ): the smaller the *R*, the sharper the notch.

#### 2.4.2 Parallel resonance

If the three components are arranged in parallel as shown in Fig. 2.12a, we have a parallel resonant circuit, sometimes also referred to as a *tank* circuit or a *tuned* circuit. The parallel circuit is almost exclusively used in communications equipment as a tuning circuit to select a band of desired frequencies. Unlike the series circuit, the parallel resonant circuit has minimum current, maximum impedance, and maximum voltage at  $\omega_0$ , which makes it very desirable in practical circuits. When combined with an amplifier, a tuned amplifier gives frequency-dependent gain, so that selected frequencies are amplified. A parallel resonant circuit that is driven by a current source




FIG. 2.12 (a) A parallel resonant circuit, driven by a constant current source. (b) A sketch of impedance near resonance (a sketch of voltage would be similar). (c) Phasor diagram near and at resonance.

is readily analyzed using Kirchoff's current law (KCL). If in Fig. 2.12a the sinusoidal current has a peak value  $I_p$ , the corresponding phasor current is also  $I_p$  and a summation of phasor currents at the top node gives  $I_p = I_R + I_L + I_C$ . A voltage V is produced across the tank circuit by the source current such that  $I_p = V/Z = VY$ , where Z and Y are the impedance and admittance of the tank circuit, respectively. Since admittances in parallel add, we can state that

$$Y = G + j(\omega C - 1/\omega L) \tag{2.20}$$

where G = 1/R. The magnitude of admittance and impedance is

$$|Y| = \sqrt{(1/R)^2 + (\omega C - 1/\omega L)^2}$$
(2.21)

and

$$|Z| = \frac{R}{\sqrt{1 + (\omega RC - R/\omega L)^2}}$$
(2.22)

For resonance, the impedance or admittance must be real. Therefore, at the resonance frequency  $\omega_0$ , the imaginary part of *Y* in (2.20) must vanish, that is,  $\omega_0 C - 1/\omega_0 L = 0$ , which gives for the resonance frequency

$$\omega_0 = \frac{1}{\sqrt{LC}} \tag{2.23}$$

which is identical to the resonance frequency for a series resonant circuit as given by (2.18). The admittance at resonance is therefore Y = 1/R. At parallel resonance, large currents oscillate in the energy-storing elements of *L* and *C*, which can be substantially larger than the source current  $I_p$ . We can see this by looking at the inductor current  $I_L = V/j\omega_0 L = I_p R/j\omega_0 L$ . Thus  $I_L \gg I_p$  if  $R/\omega_0 L \gg 1$ , which is normally the case for practical circuits. The same reasoning shows that  $I_C \gg I_p$  if  $\omega_0 R C \gg 1$ . We will show in the next section that the *Q*-factor for a parallel resonant circuit is  $Q_o = R/\omega_0 L = \omega_0 R C$ .

Unlike a series resonant circuit which is characterized by a small series resistance R (for an ideal resonant circuit with lossless inductors and capacitors it would be zero), in a parallel resonant circuit the shunting resistance is usually very large (an ideal parallel resonant circuit would have an infinite R). Since at resonance the capacitive and inductive susceptances cancel, the impedance consists entirely of the large shunting resistance R. For frequencies other than  $\omega_0$ , the impedance (2.22) decreases as either L or C provides a decreasing impedance path. This means that at resonance, the voltage V peaks, giving a large signal voltage across the LC combination, which is a desirable condition when one frequency is to be emphasized over all others. By adjusting the values of the inductance or the capacitance in (2.23), the circuit can be tuned to different frequencies—hence the name tuned circuit. A sketch of impedance (or V) as a function of frequencies near resonance is shown in Fig. 2.12b. In continuously tuned radios, a variable air or mica capacitor is employed. In steptuned radios, which have a digital display of the received frequencies, the variable capacitor is a voltage-controlled diode, a *varactor*, which has the property of changing capacitance when the applied voltage is varied. Varying the voltage in steps varies the capacitance and hence the frequency in proportion. The variation is usually in 10 kHz increments in the AM band and 100 kHz increments in the FM band. Varactors have large tuning ranges, from a few picofarads to nanofarads.

Further insight into the behavior of a parallel resonant circuit is obtained by plotting phasor diagrams near and at resonance. Fig. 2.12c shows the current and voltage phasors at a frequency less than  $\omega_0$ , when the tank circuit is inductive because more current flows through the inductor than the capacitor. An inductive circuit is characterized by a current that lags voltage ( $I_p$  lags V). The dashed arrows show that  $I_L$  is at  $-90^\circ$  to V and is much larger than the dashed vector for  $I_C$  which is at  $+90^\circ$  to V. At resonance  $\omega = \omega_0$ , current is in phase with voltage and the inductive and capacitive currents,  $I_L$  and  $I_C$ , cancel each other but can be much larger than  $I_p$ .

#### Example 2.5

A practical parallel resonant circuit is shown in Fig. 2.13. It is referred to as practical because even though the losses in a capacitor can be reduced to practically zero,  $I^2R$  losses in an inductor are always present as they are associated with the intrinsic winding resistance of the coil. Such a tuned circuit is found in radio and TV tuners where a variable air-capacitor is used to select different frequencies. Find the resonant frequency, the *Q*, and the bandwidth of the circuit shown.

The admittance Y = 1/Z = I/V for the circuit can be written as

$$Y = j\omega C + \frac{1}{R + j\omega L} = j\omega C + \frac{R - j\omega L}{R^2 + \omega^2 L^2}$$
$$= \frac{R}{R^2 + \omega^2 L^2} + j\omega \left(C - \frac{L}{R^2 + \omega^2 L^2}\right)$$




FIG. 2.13 A practical tuned circuit and its phase diagram at resonance. *R* denotes the irreducible winding resistance of the inductor.

Resonance occurs when *I* and *V* are in phase or when the imaginary part of the above expression is equal to zero. Therefore, the resonance condition is.

$$C = L/(R^2 + \omega^2 L^2)$$

Solving for  $\omega_0$ , we obtain

$$\omega_0 = \frac{1}{\sqrt{LC}} \sqrt{1 - \frac{R^2 C}{L}}$$

For high-quality coils, the condition that  $L \gg R^2 C$  is more often than not met, and we have the standard resonance frequency  $\omega_0 = 1\sqrt{LC}$ . Substituting the values given in the figure, we obtain for the resonant frequency,

$$\omega_0 = \frac{1}{\sqrt{10^{-3}10^{-9}}} \sqrt{1 - \frac{20^2 10^{-9}}{10^{-3}}} \simeq 10^6 \,\mathrm{rad/s}\,\mathrm{or}\,\omega_0/2\pi = 159 \,\mathrm{kHz}.$$

Notice that the second square root contributes negligibly, which also allows us immediately to express *Q* simply as the *Q* for a series resonant circuit, i.e.,  $Q_o = \omega_0 L/R = 10^6 \cdot 10^{-3}/20 = 50$ . The bandwidth, using (2.34), is therefore  $B = \omega_0/Q_o = 10^6/50 = 2.104$  rad/s or 3.18 kHz.

#### 2.4.3 *Q*-factor and bandwidth

We have alluded to the fact that the voltages across *L* and *C* in a series resonant circuit can be much higher than the source voltage and that the currents in *L* and *C* in a parallel resonant circuit can be much higher than the source current. In that sense the series resonant circuit can be considered as a voltage amplifier and the parallel resonant circuit as a current amplifier.<sup>11</sup> A measure of the amplification is the *quality factor*  $Q_o = \omega_0 L/R = 1/\omega_0 RC$  for the series circuit and  $Q_o = R/\omega_0 L = \omega_0 RC$  for a parallel circuit (note that the *Q* for a series and a parallel circuit are inverses, i.e.,  $Q_s = 1/Q_p$ ). The other use for *Q* will be as a measure of "sharpness" at resonance, or equivalently the *bandwidth* at resonance—as already indicated in Figs. 2.10b and 2.12b.

Let us now derive Q from fundamentals. Q is defined as

$$Q = 2\pi \frac{\text{maximum energy stored}}{\text{energy dissipated per period}}$$
(2.24)

<sup>11</sup>Of course, neither is a power amplifier as they are passive circuits. Many practical amplifiers are multistage devices, with power amplification taking place at the last stage. Before power amplification can take place, the signal that drives a power amplifier should be on the order of volts. As the input to an amplifier can be a signal of insignificant power that measures in microvolts ( $\mu$ V), it is evident that the first stages of an amplifier are voltage amplifiers that must magnify the input signal from a level of microvolts to volts. Hence a practical amplifier consists of several stages of voltage amplification, followed by one or two stages of power amplification.

Let us use the parallel circuit Fig. 2.12a at resonance ( $\omega = \omega_0$ ) when  $I_L + I_C = 0$ , leaving the entire source current to flow through *R*, i.e.,  $I_p = I_R$ . The average power associated with the circuit is  $P = \frac{1}{2}I_p^2R$ . Hence the dissipated energy over one period *T* is

$$W = PT = \frac{1}{2}I_p^2 R \frac{2\pi}{\omega_0}$$
(2.25)

where  $T = 1/f = 2\pi/\omega_0$ . To calculate the stored energy is slightly more difficult. The energy stored in the inductor and capacitor is  $\frac{1}{2}Li^2$  and  $\frac{1}{2}Cv^2$ , respectively. The instantaneous voltage across the resonant tank circuit is  $\nu = RI_p \cos \omega_0 t$ , which allows us to write for the energy stored in the capacitor

$$w_C = \frac{1}{2}Cv^2 = \frac{1}{2}CR^2 I_p^2 \cos^2 \omega_0 t$$
(2.26)

and for the energy stored in the inductor

$$w_{\rm L} = \frac{1}{2}Li^2 = \frac{1}{2}L\left(\frac{1}{L}\int_0^t v\,dt\right)^2 = \frac{1}{2}CR^2 I_p^2 \sin^2 \omega_0 t \tag{2.27}$$

The total energy stored at any instant is therefore<sup>12</sup>

$$W_{s} = \omega_{\rm C} + \omega_{\rm L} = \frac{1}{2} C R^{2} I_{p}^{2} \left( \cos^{2} \omega_{0} t + \sin^{2} \omega_{0} t \right) = \frac{1}{2} C R^{2} I_{p}^{2}$$
(2.28)

The implication of the sin and cos terms in the above equation is that at resonance the energy in the LC circuit oscillates between *L* and *C*, building to a maximum in *L* with zero in *C*; then as the energy in *L* decays, it builds in *C* until it is a maximum in *C* with zero in L. At any given time, the energy stored in *L* and *C* remains constant at  $\frac{1}{2}C R^2 I_p^2$ . The *Q* is then

$$Q_o = 2\pi \frac{W_s}{W} = 2\pi \frac{\frac{1}{2} C R^2 I_p^2}{\frac{1}{2} I_p^2 R(2\pi/\omega_0)} = \omega_0 RC$$
(2.29)

which by substituting  $\omega_0 = 1/\sqrt{LC}$  can also be written as  $Q_o = R/\omega_0 L$ . A similar procedure can be used to calculate the *Q* of a series resonant circuit. Qs for practical radio circuits are typically 10–100 but can be as high as several hundreds for low-loss coils.

Now let us show how Q is used to express the bandwidth of a resonant circuit. We have already shown that current, voltage, impedance, etc., peak or dip at resonance. The width of the peaking curves at the -3 dB points (or half-power points) is defined as the bandwidth. We can either use the parallel resonant circuit of Fig. 2.12a, for which the admittance is

$$Y = G + j(\omega C - 1/\omega L)$$
  
=  $G\left[1 + jQ_o\left(\frac{\omega}{\omega_0} - \frac{\omega_0}{\omega}\right)\right]$  (2.30)

<sup>12</sup>Note that we are using small-case letters to denote time-dependent values, whereas capital letters are reserved for constant values such as DC, phasors, effective values, etc.

or the series resonant circuit of Fig. 2.2a, for which the impedance is

$$Z = R + j(\omega L - 1/\omega C)$$
  
=  $R \left[ 1 + jQ_o \left( \frac{\omega}{\omega_0} - \frac{\omega_0}{\omega} \right) \right]$  (2.31)

We see that the expressions are analogous—hence results obtained for one apply to the other. The second expression in (2.30) was obtained by multiplying the numerator and denominator of the imaginary term by  $\omega_0$ , identifying the resultant terms with  $Q_o = R/\omega_0 L = \omega_0 RC$ , and factoring  $Q_o$  out. Similarly for (2.31).

Let us choose the series resonant circuit of Fig. 2.2a. At resonance the impedance Z is a minimum and equal to  $Z_o = R$  and the current I is a maximum and equal to  $I_o = V_p/R$ . If we normalize the current  $I = V_p/Z$  with respect to the current at resonance we have a dimensionless quantity<sup>13</sup>

$$\frac{I}{I_o} = \frac{1}{1 + jQ_o\left(\frac{\omega}{\omega_0} - \frac{\omega_0}{\omega}\right)}$$
(2.32)

which when plotted versus frequency  $\omega$  shows the influence Q has on bandwidth at resonance. The -3 dB points or the half-power points are obtained when the normalized current falls to  $1/\sqrt{2}$  of its maximum value. This occurs in (2.32) when the imaginary term is equal to  $\pm 1$ , i.e.,  $Q_o\left(\frac{\omega}{\omega_0} - \frac{\omega_0}{\omega}\right) = \pm 1$ . Then we have  $I/I_o = 1/(1 \pm j 1)$ , which has an absolute value of  $1/\sqrt{2}$ . The two frequencies,  $\omega_1$  and  $\omega_2$ , obtained by solving

$$Q_o\left(\frac{\omega_1}{\omega_0} - \frac{\omega_0}{\omega_1}\right) = -1 \text{ and } Q_o\left(\frac{\omega_2}{\omega_0} - \frac{\omega_0}{\omega_2}\right) = 1$$
(2.33)

are

$$\omega_1 = \omega_0 \left[ \sqrt{1 + \left(\frac{1}{2Q_o}\right)^2} - \frac{1}{2Q_o} \right]$$

and

$$\omega_2 = \omega_0 \left[ \sqrt{1 + \left(\frac{1}{2Q_o}\right)^2} + \frac{1}{2Q_o} \right]$$

The difference between  $\omega_2$  and  $\omega_1$  defines the bandwidth *B* 

$$B = \omega_2 - \omega_1 = \frac{\omega_0}{Q_o} \tag{2.34}$$

<sup>&</sup>lt;sup>13</sup>The same expression holds for the normalized voltage  $V/V_o$  across the parallel resonant circuit of Fig. 2.12a. At resonance the admittance *Y* is a minimum and equal to  $Y_o = G = 1/R$  and the voltage *V* is a maximum and equal to  $V_o = I_p/Y_o$ . Hence  $V/V_o$  and  $Z/Z_o$  are given by (2.32). As the parallel resonant circuit for  $\omega < \omega_0$  is inductive (voltage leads current by 90°), the phase of  $V/V_o$  tends to +90°, whereas for  $\omega > \omega_o$  it tends to -90°. Of course at  $\omega = \omega_0$ , the circuit is resistive and the phase angle is zero.




FIG. 2.14 Frequency response of a resonant circuit. For a series resonant circuit this curve applies to  $III_o$  and to  $Y/Y_o$ . For a parallel circuit it is for  $V/V_o$  and  $ZZ_o$ .

which decreases with increasing  $Q_o$ . Fig. 2.14 shows a plot of (2.32) for several values of  $Q_o$ . Note that the higher  $Q_o$  circuits have a narrower bandwidth; the sharper response curve gives the resonant circuit a better frequency selectivity to pass only signals of frequencies within a narrow band and attenuate signals at frequencies outside this band. To have a small frequency width between half-power points is not always desired. At times we need to broaden the frequency response so as to allow a wider band of frequencies to pass. To accomplish this, we need to lower the Q by increasing the resistance in a series resonant circuit and decreasing it in a parallel resonant circuit. The band-pass required depends on the information content of the signal. In general, signals with more information require more bandwidth. For example, signals in a telephone conversation require 3 kHz of bandwidth, signals in an AM broadcast require 10 kHz of bandwidth, signals in an FM broadcast require 200 kHz of bandwidth, signals in a TV broadcast require 6 MHz of bandwidth, and signals for an 80-column computer screen display require 12 MHz of bandwidth. Example 2.5 calculated the resonant frequency and bandwidth for a typical tuned RF circuit.

The  $I/I_o$  phase of the series resonant circuit in Fig. 2.2a is  $-90^\circ$  for  $\omega \ll \omega_0$  when the circuit is capacitive (see Fig. 2.10a), is  $0^\circ$  for  $\omega = \omega_0$  when the circuit is resistive, and is  $+90^\circ$  for  $\omega \gg \omega_0$  when the circuit is inductive. To visualize the phase relationship, recall that the source for the series circuit is a voltage source at zero phase, i.e., a horizontal vector as shown in Fig. 2.2b or c. The  $I/I_o$  is measured with respect to that vector.

#### Example 2.6

(a) For the circuit shown in Fig. 2.13, find the impedance at resonance, (b) If the current *I* flowing into the circuit is 1 mA, find the voltage *V* across the tank circuit and the capacitor current at resonance.

(a) The admittance  $Y_o$  at resonance is the real part of the expression for Y in Example 2.5. Therefore,

$$Z_o = \frac{1}{Y_o} = \frac{R^2 + \omega_0^2 L^2}{R} = R(1 + Q_o^2)$$
  
= 20(1+50<sup>2</sup>) = 50.02 k\Omega

where  $Q_o$  is defined and calculated in Example 2.5. Note that the resonance impedance is much larger than the ohmic resistance of the coil.

(b) The voltage at resonance is  $V_o = IZ_o = 1 \text{ mA} \cdot 50.02 \text{ k}\Omega = 50.02 \text{ V}$ . The capacitor current

$$I_C = \frac{V_o}{Z_C} = V_o \omega_0 C = 50.02 \cdot 10^6 \cdot 10^{-9} = 50.02 \text{ mA}$$

Hence, the capacitor current is 50 times larger than the current flowing into the circuit.

## 2.5 Power in AC and RF circuits

Strictly speaking, a shorter title, "Power in AC Circuits," is sufficient, as sinusoidally excited circuits at 60 Hz or at 100 MHz *are* AC circuits. However, common usage is that circuits at 60 Hz are referred to as *AC* circuits, circuits in the 100 kHz–1 GHz range are *RF* (*radio frequency*) circuits, and circuits above 1 GHz are usually referred to as *microwave* circuits. Needless to say the following analysis holds for all these ranges.

## 2.5.1 Average power

If a sinusoidal voltage  $\nu(t) = V_p \cos \omega t$  applied to a circuit results in a current  $i(t) = I_p \cos(\omega t + \theta)$ , the *instantaneous power* is (note that for  $\theta$  positive/negative, *i* leads/lags  $\nu$ )

$$p(t) = v(t)i(t) = V_p I_p \cos \omega t \cos (\omega t + \theta)$$
  
=  $\frac{V_p I_p}{2} [\cos \theta + \cos (2\omega t + \theta)]$  (2.35)

To obtain the average power *P* we can either average p(t) by calculating  $P = (\int pdt)/T$ , where  $T = 2\pi/\omega$  is the period (see also (1.12)), or simply by inspection of (2.35) conclude that the first term is a constant (with respect to time) and the second is a pure sinusoid which averages to zero. Therefore, the *average power* is

$$P = \frac{V_p I_p}{2} \cos\theta \tag{2.36}$$

If the circuit is purely resistive, the phase difference  $\theta$  between  $\nu$  and *i* is zero and (2.36) reduces to  $P = V_p I_p / 2 = R I_p^2 / 2$ , just as in (1.12). For a purely capacitive or inductive circuit,  $\theta = \pm 90^\circ$ , and P = 0.

Since we use phasor analysis when working with AC circuits, we can construct an expression in terms of phasor voltage and current which gives p(t) as<sup>14</sup>

<sup>&</sup>lt;sup>14</sup>As it might be confusing if we do not differentiate explicitly between phasors and other quantities, we will bold all phasors in this section.

102 Electronics and communications for scientists and engineers

$$p(t) = \frac{1}{2} \operatorname{Re} \left[ \mathbf{V} \mathbf{I}^* + \mathbf{V} \mathbf{I} e^{2j\omega t} \right]$$
(2.37)

where from (2.35) the phasor for  $\nu$  is  $\mathbf{V} = V_p$  and that for *i* is  $\mathbf{I} = I_p e^{j\theta}$ ,  $\mathbf{I}^*$  denotes the complex conjugate of  $\mathbf{I}$ , and Re means "take the real part." By inspection, we see that (2.37) reduces to (2.35). The average power is again given by the first term of (2.37),

$$P = \frac{1}{2} \operatorname{Re} \mathbf{VI}^* \tag{2.38}$$

which is the common expression for power calculations involving phasors and gives the same results as (2.36). Using Ohm's law  $\mathbf{V} = \mathbf{IZ}$ , where  $\mathbf{Z} = R + jX$  is the impedance, we can also express (2.38) as

$$P = \frac{1}{2} \operatorname{Re} |\mathbf{I}|^2 \mathbf{Z} = \frac{1}{2} |\mathbf{I}|^2 R = \frac{1}{2} |I_p|^2 R$$

As expected, only the real part of the impedance is involved in power consumption. Alternatively, substituting I = V/Z in (2.38) we obtain

$$P = \frac{1}{2} \operatorname{Re} \mathbf{V} \mathbf{V}^* / \mathbf{Z}^* = \frac{1}{2} \operatorname{Re} |\mathbf{V}|^2 / \mathbf{Z}^* = \frac{1}{2} \operatorname{Re} |\mathbf{V}|^2 \mathbf{Z} / |\mathbf{Z}|^2 = \frac{1}{2} |\mathbf{V}|^2 R / (R^2 + X^2)$$

which reduces to  $\frac{1}{2}$  Re  $|\mathbf{V}|^2/R$  if **Z** is a purely resistive element.

#### Example 2.7

A voltage source is connected through a line to a load as shown in Fig. 2.15. Calculate the power delivered to the load. The current *I* flowing through source, line, and load is

$$I = \frac{100}{Z} = \frac{100}{21 + j13} = 3.44 - j2.13 = 4.04e^{-j31.8}$$

The load voltage is therefore

$$\mathbf{V}_{\rm L} = \mathbf{I} Z_{\rm L} = (3.44 - j2.13)(20 + j10)$$
  
= 90.1 - j8.2 = 90.5e<sup>-j5.2</sup>




FIG. 2.15 A source delivers power to a load, represented by impedance  $Z_L = R_L + j X_L$ .

Using (2.38), the power dissipated in the load is

$$P_L = \frac{1}{2} \operatorname{Re} \mathbf{V}_L \mathbf{I}^* = \frac{1}{2} \operatorname{Re} 90.5 e^{-j5.2} \cdot 4.04 e^{+j31.8}$$
$$= \frac{1}{2} 365.5 \cos 26.6^\circ = 163.5 \operatorname{W}$$

The power lost in the line is

$$P_{\text{line}} = \frac{1}{2} |\mathbf{I}|^2 R_{\text{L}} = \frac{1}{2} |4.04|^2 \cdot 1 = 8.2 \text{ W}$$

and the total power delivered by the source is

$$P_{S} = \frac{1}{2} \operatorname{Re} \mathbf{V}_{S} \mathbf{I}^{*} = \frac{1}{2} \operatorname{Re} 100 \cdot 4.04 e^{+j31.8}$$
$$= \frac{1}{2} 404 \cos 31.8^{\circ} = 171.7 \operatorname{W}$$

Hence the number of watts produced by the source equals the number of watts dissipated by the line and the source.

## 2.5.2 Effective or root mean square (RMS) values in power calculations

We have shown that a DC current of *I* amps flowing in *R* delivers  $I^2R$  of average power to the resistor. For AC, the sinusoidal current with a peak value of  $I_p$  amps delivers  $I_p^2R/2$  watts of average power. If we define an *effective value* of  $I_{\text{eff}} = I_P/\sqrt{2}$  for the AC current, we can avoid having to write the  $\frac{1}{2}$  factor in AC power calculations. The power is simply  $I^2R$  for AC or DC, as long as we recognize that for AC, *I* is the effective value.

What are the effective values for other waveshapes? Suppose we apply a square wave or a triangular wave current to R. How much average power will R absorb? In (1.12) we developed effective values for sinusoids. Following similar reasoning, we define an average power as

$$P = I_{\text{eff}}^2 R \tag{2.39}$$

where  $I_{\text{eff}}$  is the effective value for any periodic current of arbitrary waveshape. The effective current is a constant which is equal to a DC current that would deliver the same average power to a resistor *R*. In general, averaging the instantaneous power of a periodic current (see (1.12)), we obtain

$$P = \frac{1}{T} \int_0^T i^2 R dt \tag{2.40}$$

Solving for  $I_{\rm eff}$  by equating these two expressions, we obtain

$$I_{\rm eff} = \sqrt{\frac{1}{T}} \int_0^T i^2 dt \tag{2.41}$$

Observe that to find the effective value, we first determine the square of the current, then calculate the average value, and finally take the square root. We are determining the *root mean square* of *i*, which explains why the term  $I_{\rm rms}$  is often used for  $I_{\rm eff}$ .

We can now express (2.36), the average power dissipated in *R* for any periodic current or voltage, as

$$P = V_{\rm rms}^2 / R = I_{\rm rms}^2 R \tag{2.42}$$

Since steady DC has a constant value, the rms value of DC is the constant value. Similarly, a square wave which has a positive peak voltage  $V_p$  for half a period and negative  $V_p$ for the other half has  $V_{\rm rms} = V_p$  (squaring the square-wave voltage flips the negative peaks up, giving the same effect as a steady DC voltage of  $V_p$  volts). In Chapter 1, we also showed that a sinusoid<sup>15</sup> with amplitude  $V_p$  has an effective voltage  $V_{\rm rms} = V_p \sqrt{2}$ . In the following example, we will calculate the effective value for a triangular waveshape.

#### Example 2.8

The periodic triangular voltage shown in Fig. 2.16 is used to sweep the electron beam in the picture tubes of televisions and oscilloscopes. Calculate the rms value of the triangular wave-hape, which has a peak-to-peak value of  $2V_p$ . The analytical expression for  $\nu$  in the interval -T/2 to T/2 is  $\nu = (2V_p/T)t$ , where the term in the parentheses is the slope of the straight line. The effective voltage using (2.41) is then

$$V_{\text{eff}} = \sqrt{\frac{1}{T}} \int_{-T/2}^{T/2} \left(\frac{2V_p}{T}t\right)^2 dt$$
$$= \sqrt{\frac{4V_p^2}{3T^3}} t^3 \Big|_{-T/2}^{T/2} = \frac{V_p}{\sqrt{3}}$$

A DC voltage of  $V_p/\sqrt{3}$  volts would therefore deliver the same heating power to a resistor *R* as the triangular voltage.




FIG. 2.16 A triangular voltage resembling a periodic sawtooth.

<sup>15</sup>The voltages at electrical outlets that power utilities provide are effective voltages of 120 V<sub>AC</sub>. This means that the peak voltages are  $V_p = 120\sqrt{2} = 170$  V and the average values are zero.

## 2.5.3 Power factor

In (2.36) we showed that in the AC steady state, average power in a load is equal to  $P = VI \cos \theta$ , where *V* and *I* are constant rms values. As  $\cos \theta$  decreases, the average power decreases. If we refer to the *VI* as *apparent power*, we can define a *power factor pf* as a ratio of the average to the apparent power:


$$pf = \frac{P}{VI} = \cos\theta \tag{2.43}$$

The phase angle  $\theta$  is the angle between *V* and *I*, or alternatively  $\theta$  is the phase angle of the load admittance  $Y_L = 1/Z_L = 1/(R + jX) = |Y_L|e^{j\theta}$ . For inductive loads, *I* lags *V*,  $\theta$  is negative and we speak of lagging pf's. The values for this angle range between  $\theta = 0$  for a purely resistive load (pf = 1) and  $\theta = \pm 90^{\circ}$  for purely reactive loads (pf = 0). Note also that pf can be equal to one for a circuit with reactive elements such as a series RLC or a parallel RLC circuit at resonance (of course a circuit at resonance is purely resistive).

As most loads in industrial and home use are inductive (motors), the pf at many sites can be substantially less than unity. This has undesirable implications. As the power utilities supply a constant effective voltage, a decreasing pf at a site causes the effective current to increase in order to maintain the horsepower output of electric motors at a constant level. The increased current in turn causes larger  $I^2R$  losses, which can cause the operating temperatures of the equipment to rise excessively. A power factor correction, by placing a capacitor across the inductive loads (essentially forming a parallel resonant circuit), would increase the efficiency of operation (see Fig. 2.17). Ideally, the average power should equal the apparent power. Power utilities expect large industrial users to operate at pf's exceeding 0.9 and can impose monetary penalties on noncompliers.

## Example 2.9

A load of  $Z_{\rm L} = 4 + j5$  is connected to a voltage source of 120  $V_{\rm rms}$ , 60 Hz. Since this is an inductive load it is operating at a lagging power factor of 0.6247. The pf can be changed by placing a capacitor *C* across the load. (a) Find the value of *C* to correct the pf to 0.9 lagging. (b) Find the value of *C* to change the pf to 0.9 leading.



**FIG. 2.17** An inductive load  $Z_L = 4 + j5$  or  $Y_L = 4/41 - j5/41$  has a lagging power factor pf which can be corrected by placing a capacitor C in parallel with the load.

(a) The power factor is  $pf = cos(tan^{-1} 5/4) = 0.6247$  lag. The average power absorbed by the load is

$$P = \frac{V_R^2}{R} = I^2 R = \frac{120^2}{4^2 + 5^2} \cdot 4 = 1405 \,\mathrm{W}$$

To correct the pf by placing *C* across  $Z_L$  we create a new load impedance  $Z_L'$ . Since it is easier to use admittances when placing elements in parallel, we will work with

$$Y'_{L} = \frac{1}{Z'_{L}} = Y_{L} + j\omega C = \frac{1}{Z_{L}} + j120\pi C$$
$$= \frac{4}{41} - \frac{1}{5} + \frac{1}{41} + \frac{1}{41} - \frac{1}{5} - \frac{1}{41} + \frac{1}{41} - \frac{$$

If the new load admittance corrects the pf to 0.9 lagging, the new phase angle between current *I* and voltage *V* will be  $\cos^{-1} 0.9 = 25.84^{\circ}$ . This is a negative angle as *I* lags *V* by 25.84°. The tangent of this phase angle is therefore  $\tan(-25.84^{\circ}) = -0.4843$ , which also must equal the ratio of imaginary and real parts of the new load admittance  $Y_{\rm L}'$ , that is,

$$-0.4843 = \frac{-5/41 + 120\pi C}{4/41}$$

which allows us to solve for the value of capacitance *C* with the result that  $C = 198 \,\mu\text{E}$ .

(b) For this case the pf is  $\cos(\tan^{-1} 5/4) = 0.6247$  lead. Placing *C* across  $Z_L$  results in the same expression for  $Y'_L$  as above. However now the angle 25.84° is positive as *I* leads *V*; hence  $\tan(25.84^\circ) = 0.4843$ , which also must be equal to the ratio of imaginary and real parts of  $Y'_L$ , that is,

$$0.4843 = \frac{-5/41 + 120\pi C}{4/41}$$

Solving this for *C* gives us  $C = 448.8 \,\mu\text{F}$ .

*Note:* Had we corrected  $Z_L$  for a unity power factor, which would correspond to a zero angle between *I* and *V*, then  $\tan 0^\circ = 0$  and the resulting equation for *C* would be

$$0 = \frac{-5/41 + 120\pi C}{4/41}$$

which when solved gives  $C = 324 \,\mu\text{F}$  It is interesting to observe the increasing values of *C* as the power factor correction for the load  $Z_L$  increases. To make a modest correction of a pf of 0.625 lag to a pf of 0.9 lag required a *C* of 198  $\mu$ F, to correct to a pf of 0 required a *C* of 324  $\mu$ F, and to overcorrect to a pf of 0.9 lead required a *C* of 448.8  $\mu$ F.

Also note that a correction of pf to zero corresponds to changing the load to a purely resistive load. This implies that an inductive load to which a capacitance has been added in parallel has been transformed to a parallel resonant circuit. This approach is explored in the next example.

#### Example 2.10

Find the power factor of the load  $Z_L = 20 + j10$ , shown in Fig. 2.15. Determine the capacitance that would have to be placed in parallel with the load so as to correct the pf to unity.

The load pf, which is  $\cos \theta$ , where  $\theta$  is the phase angle between the load current and load voltage (or the angle of the load impedance  $Z_L = R_L + jX_L$ , i.e.  $\theta = \tan^{-1} X_L/R_L$ ), is equal to

$$pf = \cos\theta = \cos \tan^{-1} \frac{X_L}{R_L} = \cos \tan^{-1} \frac{10}{20} = \cos 26.6^\circ = 0.89$$

As calculated in Example 2.6, the load dissipates 163.5 W, and the AC current has a peak value of I = 4.04 A.

We can correct the pf to 1 by placing a capacitor across the load and resonating the resulting parallel circuit. Note that no additional power will be consumed by the new load as the capacitor, being purely reactive, consumes no power. With the capacitor in place, we obtain a parallel resonant circuit like that shown in Fig. 2.13. For unity power factor, the resonance condition worked out in Example 2.5 gives the value of the capacitor as  $C = L/(R^2 + \omega_0^2 L^2)$ , where *R* and *L* are now the resistance and inductance of the load. Since the frequency is not specified, we can only give the reactance of the capacitance. Therefore, multiplying both sides of the equation for *C* by  $\omega$ , we obtain

$$X_C = \frac{R_{\rm L}^2 + X_{\rm L}^2}{X_{\rm L}} = \frac{20^2 + 10^2}{10} = 50\Omega$$

Hence, a capacitor with reactance  $X_c = 1/\omega C = 50 \Omega$  in parallel with the load, will result in a load that has unity power factor. If the frequency is known, the capacitance can be calculated.

The current circulating in source and line now has a smaller peak value of I = |100/(1 + j3 + (20 + j10))|| (-j50)| = 3.82 A, where the symbol || means "in parallel." Hence, the line loss is now smaller and is equal to  $(3.82)^2(1/2) = 7.3$  W, whereas the line losses before were 8.2 W. Furthermore, after the pf correction, the load consumes more power:

$$P_L = I^2 R_{eq} = I^2 \frac{R_L^2 + X_L^2}{R_L} = 3.82^2 \frac{20^2 + 10^2}{20} = 182.5 \text{ W}$$

If the load is a motor, it can be throttled back to the previous consumption of 163.5 W, further increasing the efficiency of the system.

## 2.6 Transformers and impedance matching

Transformers are used for transmitting AC power, for changing AC voltages and currents to higher or lower values, and for insulating equipment from the power lines. They are single-frequency devices (60 Hz) with efficiencies approaching 100%. Stray magnetic

fields, produced by transformer windings, are minimized by use of ferromagnetic iron cores which confine the magnetic fields to the iron medium of the transformer. If, in addition, winding losses and core losses (which increase with frequency) are kept small (which they invariably are in well-designed transformers), the result will be exceptionally high efficiencies of transformers, normally stated as  $W_{out} \cong W_{in}$ . Operation at low frequencies reduces core losses but requires transformers with large cross sections, which in turn increases the size and weight of transformers. In situations where weight is a constraining factor such as in aircraft, operation is usually at 400–800 Hz (see Example 2.12 on transformer design).

Transformers are also widely used at audio frequencies in coupling, input, output, interstage, modulation, and impedance matching applications. Construction is similar to power transformers, but instead of operating at a single frequency, audio transformers must operate over a wide band of frequencies, typically 20 Hz to 20 kHz. As transformers are usually bulky, even when miniaturized, a principle in modern circuit design is to replace, whenever possible, transformer-coupled circuits by direct-coupled circuits in interstages or output stages of amplifiers.

A class of special-purpose transformers are high-frequency transformers, such as the pulse transformer. These devices must operate over a broad range of frequencies and are expected to transmit square waves or trains of pulses, while maintaining as closely as possible the original shape. An example is the television flyback transformer, which operates at 15.75 kHz and after rectification generates the high DC voltages (10 kV or more) needed by cathode ray tubes (CRTs).


## 2.6.1 Flux linkages and the ideal transformer

A typical transformer has primary and secondary coils wound on a soft<sup>16</sup> iron core. If, as shown in Fig. 2.18, the primary is connected to a voltage source of  $v_s = V_p \cos \omega t$  and the secondary is left open-circuited, a small current will flow in the primary which will induce a flux in the core and which in turn will lead to an induced voltage in the primary winding. The induced voltage, according to Faraday's law, is

$$v_1 = -N_1 \frac{d\psi}{dt} \tag{2.44}$$

where *N* stands for the number of winding turns and  $\psi$  is the magnetic flux induced in the transformer core by the current that flows in the primary winding. This voltage is usually

<sup>&</sup>lt;sup>16</sup>The magnetic properties of soft ferromagnetic iron are such that the material can be easily magnetized and demagnetized, which makes it useful for transformers, relays, tapeheads, etc., which are all devices in which the magnetic field changes rapidly and reverses at 60 Hz in transformers and faster in tapeheads. Hard ferromagnetic material, in contrast, is difficult to magnetize and demagnetize, which makes it useful in permanent magnets and recording materials, such as audio and videotape.



**FIG. 2.18** An iron-core transformer of cross section A in which the *primary* and *secondary* windings are tightly coupled by the *common magnetic flux*  $\psi$ . The turns ratio is  $N_2/N_1$ , where  $N_1$  and  $N_2$  are the number of turns in the primary and secondary coils, respectively.

referred to as back-emf or counter emf (electromotive force) and is necessary to counter the applied voltage; otherwise an abnormally large current would flow in the primary winding (the winding resistance in practical transformers is much too small to limit the current).

Because time-varying flux, which is almost perfectly confined to the soft ferromagnetic iron core, links also the secondary winding, it will induce a voltage there, which again by Faraday's law is given by

$$v_2 = -N_2 \frac{d\psi}{dt} \tag{2.45}$$

We can readily see that, depending on the turns ratio  $N_2/N_1$ , we either have a voltage step-up or step-down, that is,

$$\frac{V_2}{V_1} = \frac{N_2}{N_1}$$
(2.46)

According to (2.46), obtained by dividing (2.45) by (2.44), the ratio of secondary to primary voltage is equal to the ratio of secondary to primary turns, and because it is a ratio, it is equally valid for instantaneous ( $\nu$ ) or rms values (V). As the secondary is open-circuited, no power is dissipated there. Hence, any current in the primary need not deliver any power and is therefore 90° out of phase with the primary voltage. A small lagging primary current, called a magnetizing current, is necessary to induce the magnetic flux in the core (for most purposes we can even ignore the magnetizing current as losses in practical transformers are small (a few percent), which makes the zero-loss ideal transformer such a useful model). The power factor,  $\cos \theta$ , is zero in the primary circuit, as no power is transferred from the voltage source to the transformer. In applications where a transformer is working into a large impedance and a voltage step-up is needed, the open-circuited secondary case is a useful model.

#### 110 Electronics and communications for scientists and engineers

Another practical situation is when power is transferred through the transformer, from source to load. The switch in the secondary is now closed, current flows, and the resistor  $R_L$  absorbs power which must be supplied by the source. However, now the voltage balance in the primary circuit is upset. The current  $I_2$  in the secondary winding induces a new flux in the core which causes a new voltage to be induced in the primary, upsetting the balance between source and primary voltage, which was  $\nu_s = \nu_1$ . As the source voltage remains constant, the voltage imbalance in the primary causes a new current to flow in the primary winding which in turn will induce a new voltage (equal and opposite to that caused by  $I_2$ ) that will bring back balance to the primary circuit. The new primary current  $I_1$  accounts for the power  $I_2^2R_L$  delivered to the load and hence is in phase with the source voltage<sup>17</sup> (in the primary circuit, power factor  $\cos \theta$  is now unity). In other words, the power supplied by the source  $V_S I_1 = W_1$  is equal to  $V_L/I_2 = I_2^2R_L = W_2$  consumed by the load. Since  $V_S = V_1$  and  $V_L = V_2$ , we have

$$V_1 I_1 = V_2 I_2 \tag{2.47}$$

The above power expression,  $W_1 = W_2$ , valid for lossless or ideal transformers, is a useful approximation for practical transformers, which, when well designed, can be almost 100% efficient. The current transformation<sup>18</sup> in a transformer can now be readily obtained by combining (2.47) and (2.46) to give

$$\frac{I_2}{I_1} = \frac{N_1}{N_2}$$
(2.48)

which shows it to be inverse to that of voltage transformation: a step-up in the turns ratio gives a step-up in voltage but a step-down in current.

Summarizing, an ideal transformer is lossless with perfect coupling between the primary and secondary, a consequence of the magnetic flux being completely confined to the core of the transformer. Practical iron-core transformers are well approximated by ideal transformers.

<sup>17</sup>Capital letters denote rms or effective values. For example,  $ν_s = V_p \cos \omega t$  can be represented by its rms voltage V<sub>s</sub>. All the induced voltages are given by Faraday's law, which states that a time-varying magnetic flux will induce a voltage in a coil that it links. Hence, a DC voltage cannot be transformed. For example, if the primary circuit contains a DC and an AC component, only the AC component is passed on to the secondary. Keeping the DC component, especially if it is large, out of the load might be a critical function of the transformer. Another safety function is isolation of secondary from primary: no direct connection exists to a common 440 V<sub>AC</sub> power line, for example, after a transformer reduces the voltage to 120 V<sub>AC</sub> for household use.

<sup>18</sup>Current transformation can be obtained another way. For a given frequency, Faraday's law states that flux induced in a core is proportional to current *I* and number of turns *N* in a winding. Closing the switch, a new current flows in the secondary, which will induce a new flux in the core, upsetting the voltage balance in the primary circuit. Therefore a new current must flow in the primary to cancel the additional flux due to  $I_2$ . Voltage balance is reestablished when  $I_1N_1 = I_2N_2$ .

#### Example 2.11

An ideal transformer (see Fig. 2.18) is rated at 3600/120 V and 10 kVA. The secondary winding has 60 turns.

Find the turns ratio  $N_2/N_1$ , the current ratio, primary turns  $N_1$ , current  $I_1$ , and current  $I_2$ . Since this is a step-down transformer ( $V_2 < V_1$ ), from (2.46),  $N_2/N_1 = V_2/V_1 = 120/3600 = 1/30 = 0.0333$ .

From (2.48),  $I_2/I_1 = N_1/N_2 = 30$ ; therefore,  $I_2 = 30I_1$  and current is stepped up by a factor of 30, whereas voltage is stepped down, i.e.,  $V_2 = V_1/30$ .

Since  $N_1 = 30 N_2$  and  $N_2$  is given as 60, we obtain for  $N_1 = 1800$  turns. To find  $I_1$  we first note that  $V_1I_1 = V_2I_2 = 10,000$  and that  $V_1 = 3600$  is given. Therefore,  $I_1 = V_1I_1V_1 = 10,000/3600 = 2.78$  A. Using (2.48), we obtain  $I_2 = I_1(N_1/N_2) = 2.78(30) = 83.33$  A.

## Example 2.12

An iron-core transformer, shown in Fig. 2.19 (the three vertical bars are a symbol for a tightly coupled, iron-core transformer for which the ideal transformer approximation is valid), is used to deliver power from a source to a load. Because an ideal transformer is lossless, all of the power delivered to the primary circuit will also be delivered to the secondary circuit. Typically, the primary coil is connected to an energy source and the secondary coil is connected to a load. If the load is  $Z_L = 500 - j400 \ \Omega$ ,  $R_s = 10 \ \Omega$ , and the windings are  $N_1 = 100$  turns and  $N_2 = 1000$  turns, find the average power delivered to the load  $Z_L$  when (a)  $I_1 = 5e^{j\Pi/4}$  and (b)  $V_s = 120e^{j0}$ .

(a) Since  $|I_1| = 5$  A we obtain from (2.48) that  $|I_2| = |I_1|N_1/N_2 = 5(100/1000) = 0.5$  A. Power delivered to the load is therefore  $P_L = |I_2|^2 R_L = (0.5)^2 500 = 125$  W.

(b) To calculate power dissipated in the load, we must find  $I_2$  or  $V_2$  because  $P_L = |I_2|^2 R_L$  or  $P_L = |V_R|^2 / R_L = |V_2 R_L / Z_L|^2 R_L = |V_2 / Z_L|^2 R_L = |I_2|^2 R_L$ . To calculate  $V_2$ , we first find  $V_1$ , and then using the turns ratio, we obtain  $V_2 = V_1 N_2 / N_1$ . Voltage  $V_1$  is across the primary of the transformer and is a fraction of the source voltage  $V_s$ . In other words,  $V_1$  is the product of  $V_s$  and the ratio of  $Z'_L$  and  $R_s + Z'_L$ . The impedance  $Z'_L$  is the load impedance  $Z_L$  projected into the primary and can be obtained by (2.50) as  $Z'_L = Z_L (N_1 / N_2)^2 = (500 - j400)(100/1000)^2 = 5 - j4 \Omega$ .




FIG. 2.19 A transformer connects a load  $Z_L$  to a source V<sub>s</sub>.

The primary voltage is then  $V_1 = V_s Z'_L / (R_s + Z'_L) = 120(5 - j4)/(15 - j4)$ . The power delivered to the load is therefore

$$P_L = |V_2/Z_L|^2 R_L = |(V_1N_2/N_1)/Z_L|^2 R_L$$
  
=  $\left| 120 \frac{5 - j4}{15 - j4} 10 \frac{1}{500 - j400} \right|^2 500$   
=  $\left| \frac{12}{12 - j4} \right|^2 500 = \frac{144}{241} 500 = 298.7 W$ 

An alternate, somewhat simpler method is to perform the calculations in the primary circuit remembering that in an ideal transformer power consumed in the secondary circuit is equal to that in the primary circuit. Hence, once the load impedance  $Z'_L$  which is projected into the primary circuit is known, the power consumed by  $Z_L$  is also equal to  $P_L = |I_1|^2 R'_L = |120/(15 - j4)|^2 5 = 298.7$  W.

## Example 2.13

Design a transformer to furnish 5 V and 10 A from a 120 V, 60 Hz supply. The core is to have a cross section of 1 square centimeter (cm<sup>2</sup>). The maximum core flux density is to be 1 T (1 T = 1 Wb per square meter). Find (a) the number of turns of each winding and (b) the full-load current in the primary.

(a) Derive the relationship between voltage, frequency, and flux. If the applied voltage is sinusoidal, so is the flux, i.e.  $\psi(t) = \psi_p \sin \omega t$ , where  $\psi_p$  is the peak value of the magnetic flux. The induced or counter emf from (2.44) is given as

#### $v = -N\psi_{p}\omega\cos\omega t$

and must be very nearly equal to the applied voltage in a well-designed transformer. Expressing the above voltage in terms of rms values, we obtain

$$V = 4.44N f \psi_p = 4.44N f A B_p \tag{2.49}$$

where *f* is the frequency ( $\omega = 2\pi f$ ), *A* is the cross section of the core in meters squared ( $m^2$ ), *B* is the flux density in teslas, and *V* is in volts if flux  $\psi$  is in webers. Equation (2.49) is an often-used equation in transformer design.

The induced volts per turn is  $V/N = 4.44 \cdot 60 \text{ Hz} \cdot 10^{-4} \text{ m}^2 \cdot 1 T = 0.0267$ , which gives for the primary  $N_1 = V/$  (volts/turn) = 120/0.0267 = 4505 turns, and for the secondary,  $N_2 = 5/0.0267 = 187$  turns. Note that an increase in the cross-sectional area of the core would be accompanied by a corresponding decrease in winding turns.

(b) Using (2.48), we have  $I_1 = N_2 I_2 / N_1 = 187.10/4505 = 0.42$  A. Hence at full load the transformer draws 0.42 A and deliveres 50 W to the load, assuming the load is resistive and transformer losses are negligible.

## 2.6.2 Impedance transformation

In addition to stepping voltages and currents, a transformer can also change impedances. By using (2.46) and (2.48), the expression for impedance transformation is given by

$$\frac{Z_1}{Z_2} = \frac{V_1/I_1}{V_2/I_2} = \frac{V_1}{I_2} \cdot \frac{I_2}{I_1} = \left(\frac{N_1}{N_2}\right)^2$$
(2.50)

which shows that a small impedance  $Z_2$  connected to the secondary will appear as a larger impedance  $Z_1 = Z_2(N_1/N_2)^2$  at the primary, if  $N_1/N_2 > 1$ .

Examining (2.50), it appears that a transformer with its many turns of wire in the primary and secondary—normally suggesting large inductances—does not contribute any inductance of its own to the primary or the secondary circuit. A pure resistance  $R_2$  transforms into a pure resistance  $R_1$ . This somewhat surprising result is due to the cancelation of the two fluxes in the core which are induced by the currents  $I_1$  and  $I_2$ . Hence, a transformer acts as an inductance-free device that can change the value of a pure resistance. This property is very useful when maximum power transfer is desired between a mismatched source and load.

#### Example 2.14

It is desired to transfer maximum power from an audio amplifier that has a large internal resistance to a speaker with a small internal resistance. Speakers typically have small resistances (4, 8, 16  $\Omega$ ) because the wire winding, which is attached to the speaker cone and which moves the cone back and forth (thus creating acoustic pressure waves), has to be light in weight to enable the speaker to respond well to high frequencies. If the amplifier is characterized by an output impedance of 5000  $\Omega$  and the speaker by 5  $\Omega$ , find the turns ratio of an audio transformer for maximum power transfer to the speaker. Fig. 2.20a shows the mismatch if the




FIG. 2.20 (a) A speaker directly connected to an amplifier would usually be badly mismatched. (b) For maximum power transfer, an iron-core (denoted by the vertical bars) transformer is used to provide matched conditions.

speaker were connected directly to the amplifier. Only a small fraction of the available power would be developed in the speaker. We can show this by calculating the ratio of power dissipated in the speaker to power dissipated in the amplifier:  $P_{5\Omega}/P_{5000\Omega} = I^2 5/I^2 5000 = 0.001$  or 0.1%. Thus, an insignificant amount of power reaches the speaker. •.

We know from Section 1.6 that for maximum power transfer the load resistance must be equal to the source resistance. This matching can be achieved by placing an iron-core audio transformer between amplifier and speaker as shown in Fig. 2.20b. Using (2.50), we can calculate the turns ratio needed to produce a matched condition. Thus

$$\frac{Z_1}{Z_2} = \frac{5000}{5} = 1000 = \left(\frac{N_1}{N_2}\right)^2$$

which gives that  $N_1 = 33 N_2$ . Therefore, a transformer with 33 times as many turns on the primary as on the secondary will give a matched condition in which the source appears to be working into a load of 5000  $\Omega$  and the speaker appears to be driven by a source of 5  $\Omega$ .

## 2.7 Summary

In this chapter, we developed necessary circuit tools needed to analyze electronic circuits. As pointed out at the beginning, electronics is an interaction of the three RLC circuit elements with active components such as transistors, operational amplifiers, etc.

- Phasor analysis, by introducing complex quantities, gave us a method to analyze single-frequency circuits as easily as analyzing DC circuits. By the use of complex quantities such as impedance Z = R + j X and admittance Y = G + j B, we were able to obtain forced responses of current and voltage anywhere in a circuit when the forcing function was a sinusoid.
- The frequency response of filters was characterized in terms of cutoff or half- power frequency ( $\omega_{\rm C} = 1/RC$  or  $\omega_{\rm C} = R/L$ ) and resonance frequency. Resonance—and resonant frequency  $\omega_0 = 1/\sqrt{LC}$ —was defined in circuits that contained inductance *L* and capacitance *C* as the condition when input current and voltage were in phase. At the resonant frequency the input impedance and admittance are purely real quantities. The quality factor *Q* was defined and it was observed that for practical RF circuits  $Q \ge 5$ .
- For a series resonant circuit  $Q = \omega_0 L/R_s = 1/\omega_0 R_s C$ , where  $R_s$  is the series resistance and the voltage across the inductor and the capacitor was equal but opposite and can be larger than the source voltage V<sub>s</sub>, i.e.,  $V_{L}$ ,  $= V_C = QV_s$ .
- Similarly for a parallel resonant circuit,  $Q = \omega_0 R_p C = R_p / \omega_0 L$ , where  $R_p$  is the parallel resistance and the current in the inductor and in the capacitor was equal but opposite and can be larger than the source current, i.e.,  $I_L = I_C = QI_s$ . Hence, the series (parallel) resonant circuit acts as a voltage (current) amplifier.
- Frequency selectivity of resonant circuits was determined by the bandwidth *B*, which is related to *Q* by  $B = \omega_0/Q$ , where the bandwidth  $B = \omega_2 = \omega_1$  and  $\omega_2$ ,  $\omega_1$  are the half-power frequencies, i.e.,  $\omega_2 = \omega_0 + \omega_0/2Q$  and  $\omega_1 = \omega_0 \omega_0/2Q$ .

• Transformers were shown to be very efficient devices for changing the levels of AC currents, voltages, and impedances according to  $V_2/V_1 = N_2/N_1$ ,  $I_2/I_1 = N_1/N_2$ , and  $Z_2/Z_1 = (N_2/N_1)^2$ , where  $N_1$  ( $N_2$ ) is the number of turns in the primary (secondary) winding.

## Problems

- **1.** Determine the angle by which *i* leads or lags  $\nu = 10 \cos(\omega t 10^{\circ})$  if
  - (a)  $i = 5 \cos(\omega t 20^{\circ})$ ,
  - **(b)**  $i = 5 \cos(\omega t 5^{\circ}),$
  - (c)  $i = -5 \cos(\omega t 30^{\circ})$ .

*Ans:* (a) *i* lags  $\nu$  by 10°. *i* leads  $\nu$  by 350° is also correct because  $\cos(x - 20^\circ) = \cos(x + 340^\circ)$ . However, it is customary to express phase differences by angles <180°.

- **2.** A sinusoidal voltage, expressed by  $\nu(t) = V_p \cos(\omega t + \theta)$ , has a peak value of 50 V. At t = 0 it is decreasing and has a value of 40 V. Find  $\theta$ .
- **3.** Represent the following complex numbers in polar form: 2 + j3, 3 j5, and -7 + j9. *Ans:* 3.6 exp.(*j*56.5°), 5.8 exp.( $-j59.04^{\circ}$ ), and 11.4(*j*127.9°).
- **4.** State the corresponding phasors for the real-time voltages:  $\nu(t) = 5 \cos \omega t$ ,  $\nu(t) = 5 \sin \omega t$ ,  $\nu(t) = V_p \cos(\omega t + \theta)$ , and  $\nu(t) = 120 \cos(\omega t + \theta)$ .
- 5. Given the phasor currents j = 10, 10 + j = 10, and 10 j = 10, find the corresponding realtime currents. Assume the frequency f of the currents is  $f = \omega/2\pi$ .
  - Ans:  $i(t) = -10\sin \omega t$ , 14.1  $\cos(\omega t + 45^\circ)$ , and 14.1  $\cos(\omega t 45^\circ)$ .
- **6.** Given the phasor currents j10, 10 + j10, and 10 j10, find the instantaneous currents for  $\omega = 377$  rad/s and t = 1 ms.
- **7.** Representing  $\nu_1 = 5 \cos (\omega t 20^\circ)$  and  $\nu_2 = 7 \cos (\omega t + 30^\circ)$  by phasors, find  $\nu_1 + \nu_2$ . Ans:  $10 \cos(\omega t + 9.4^\circ)$ .
- **8.** What is the impedance of a  $10 \Omega$  resistor and 5H inductor in series?
- **9.** A current source of  $4 \cos \omega t$  is connected across a 10  $\Omega$  resistor and 20 mH inductor in series. Find the phasor voltage and the real-time voltage across the series combination if the angular frequency is 377 rad/s. *Ans.* 50.1 exp.(*j*37.6°),  $\nu(t) = 50.1 \cos(377 t + 37.6°)$ .
- 10. What is the impedance of the parallel combination of a 1 k $\Omega$  resistor and a 100 mH inductor at a frequency of 1 kHz?
- **11.** What is the impedance of a resistor *R* in series with a parallel combination of a capacitor *C* and inductor L. Assume angular frequency  $\omega$ . *Ans*:  $Z = R + j\omega L/(1 - \omega^2 LC)$ .
- **12.** For the circuit shown in Fig. 2.3, draw the phasor diagram for all voltages. Assume  $\omega = 100$ , L = 1H,  $C = 50 \mu$ F,  $R = 100 \Omega$ , and source voltage  $\nu = 200 \cos \omega t$ . At this frequency, is this an inductive or capacitive circuit?
- **13.** In the circuit shown in Fig. 2.21, use phasor analysis to calculate the real-time voltage  $\nu_{\rm R}(t)$  across resistor *R*. Assume  $\omega = 1000$  rad/s. *Ans*:  $\nu_{\rm R} = 196.1 \cos(1000 t + 11.3^{\circ})$ .




FIG. 2.21

- **14.** For the two-mesh circuit shown in Fig. 2.21, use mesh analysis and the phasor method to find the phasor and real-time current in the inductor.
- **15.** In the circuit of Fig. 2.5a interchange the inductor and capacitor, and then solve for the phasor current in the resistor. *Ans*:  $I_R = 0.5 + j0.5$ .
- **16.** Similar to impedance, resistance, and reactance, which are measured in ohms  $(\Omega)$ , admittance, conductance, and susceptance are measured in siemens (S). Find the admittance, conductance, and susceptance of a 100  $\Omega$  resistor in series with a 10  $\mu$ F capacitor at an angular frequency of 1000 rad/s.
- **17.** A low-pass filter is shown in Fig. 2.6a. If the corner frequency is to be 400 Hz, (a) Find *R* if  $C = 0.5 \mu$ F,
  - **(b)** Find the voltage gain at 600 Hz.
  - *Ans*: (a) 795.8 Ω; (b) 0.55.
- **18.** Find the half-power frequency (in hertz) for the high-pass filter shown in Fig. 2.7a, given that  $C = 1 \mu F$  and  $R = 10 k\Omega$ .
- 19. A high-pass filter is shown in Fig. 2.7a. If the cutoff frequency is to be 400 Hz.
  (a) Find *C* if *R* = 1 kΩ,
  - (b) Is this a phase-lead or phase-lag network?
  - (c) What is the power gain in decibels at 200 Hz?
  - Ans: (a) 0.398  $\mu F;$  (b) phase-lead; (c) -6.99 dB.
- **20.** A series resonant circuit is used to tune in stations in the AM broadcast band. If a station, broadcasting on 870 kHz, is to be received and the fixed inductor of the resonant circuit is 20  $\mu$ H, find the capacitance of the variable capacitor.
- **21.** To eliminate an interfering frequency of 52 MHz, design a series resonant circuit to be inserted as a shunt. You have available a 10 pF capacitor. Determine the required inductance.

*Ans:* 0.94 μH.

- **22.** The applied voltage to a series resonant circuit like that shown in Fig. 2.2a is 1 V.
  - (a) Determine how much larger the voltages across *L*, *C*, and *R* are at resonance. Use the values  $R = 0.1 \Omega$ , L = 0.1 mH, and  $C = 0.01 \mu\text{F}$ , and first calculate the resonance frequency.
  - (b) Should  $V_{\rm L}$  and  $V_C$  be larger than 1 V, explain how this is possible.
  - Ans: (a)  $V_L = j1000$  V,  $V_C = -j1000$  V, and  $V_R = 1$  V.


- **23.** Repeat Problem 22, except now change *R* to  $10 \Omega$ . What conclusion can you draw by comparing the two answers?
- **24.** For the resonant circuit of Problem 22, calculate the power delivered by the voltage generator.

Ans:  $10 \cos^2 \omega_0 t$  W.

- **25.** In the parallel resonant circuit of Fig. 2.13,  $R = 5 \Omega$ , L = 1 mH, and C = 100 pF.
  - (a) Find the resonant frequency, the *Q* of the circuit, and the bandwidth.
  - **(b)** If it is desired to double the bandwidth, what changes in the parameters of the circuit must be made?
- **26.** In the FM radio band, which spans the frequencies from 88 MHz to 108 MHz, stations must be separated by 0.20 MHz. To avoid overlapping, stations must broadcast with a bandwidth less than that. If the bandwidth of an FM station, which has a carrier frequency of 100 MHz, is 70 kHz, calculate the *Q*-factor of the receiving circuitry. *Ans*: 1429.
- **27.** Parallel resonant circuits are used to select frequencies because the voltage and impedance peak at resonance. Calculate the impedance of the resonant circuit specified in Problem 25.
- **28.** For the parallel resonant circuit shown in Fig. 2.22, find  $V_o/V_i$  for all frequencies. Ans:  $j\omega L/[R(1 - \omega^2 LC) + j\omega L]$ .
- 29. For the parallel resonant circuit shown in Fig. 2.22,
  - (a) Find the resonance frequency  $\omega_0$ .
  - (b) Find  $V_0/V_i$  at resonance and show that the output voltage  $V_o$  ( $V_L$  or  $V_C$ ) rises to equal the input voltage  $V_i$  at the resonant frequency.
- 30. For the parallel resonant circuit shown in Fig. 2.22,
  - (a) Find  $I_R$ ,  $I_C$ , and  $I_L$  at resonance.
  - (b) What is the source current at resonance and what is the impedance  $(V/I_R)$  of the circuit at resonance?

Ans: (a)  $I_R = 0$  at  $\omega_0$ ,  $I_C = j\omega_0 CV_i$ ,  $I_L = -j\omega_0 CV_i$ ; (b)  $I_i = 0$ ,  $Zi = \infty$ .

- **31.** For the values  $V_i = 10$  V, R = 5 k $\Omega$ , C = 100 pF, and  $L = 10 \mu$ H in Fig. 2.22,
  - (a) Calculate the resonant frequency  $\omega_0$ .
  - **(b)** Calculate  $I_R$  at  $\omega = 2.83 \cdot 10^7$ .
- **32.** For the resonant circuit shown in Fig. 2.23 find the resonant frequency *f*, the *Q*, and the bandwidth of the circuit at resonance. *Ans*: 1.59 MHz,  $10^3$ , and 1.59 kHz.



## 118 Electronics and communications for scientists and engineers





FIG. 2.23

- **33.** In Example 2.5, which utilizes what is basically a parallel resonant circuit, the calculation for *Q* was carried out in terms of the expression  $Q = \omega L/R$ , which is the *Q*-expression for a series resonant circuit. Starting with the *Q*-expression for the parallel resonant circuit shown in Fig. 2.12a, which is  $Q = R/\omega L$ , show that for the resonant circuit of Fig. 2.13 it is valid to use  $\omega L/R$  to calculate *Q*.
- **34.** For the circuit shown in Fig. 2.23,
  - (a) Find the impedance at resonance.
  - (b) Find the voltage across the circuit at resonance when a current of 1  $\mu A$  is flowing into the circuit.
  - (c) Find the capacitor current at resonance.
  - *Ans:* (a) 10 MΩ, (b) 10 V, and (c) 1 mA.
- **35.** Calculate the power dissipated in the transmission line shown in Fig. 2.15 by using the power expression given by (2.36).
- **36.** In Example 2.5, is the instantaneous power supplied by the source ever negative? If yes, for how many degrees out of every 360° cycle? *Ans*: 64°. *Hint*: review Figs. 1.4, 1.5, and 1.7.
- **37.** In the series circuit of Fig. 2.2a, assume the rms source voltage is 120 V, 60 Hz and that  $R = 20 \Omega$ , L = 2H, and  $C = 2 \mu$ F.
  - (a) Calculate the average power delivered by the source.
  - **(b)** Calculate the power factor.
- **38.** (a) A square wave is shown in Fig. 2.24a. Find the rms voltage of this waveform.
  - (b) If this waveform is passed through a series capacitor, which removes its DC level so it looks like that in Fig. 2.24b, find the rms voltage of this waveform.
  - (c) If the Fig. 2.24b waveform is rectified, leaving only the positive voltages, find the rms voltage of the rectified waveform.
  - Ans: (a) 16.97 V, (b) 12 V, and (c) 8.49 V.
- **39.** A pure inductance of  $10 \Omega$  is placed across a 220 V rms AC generator. What resistive load can be in parallel with the inductance if the current in the circuit is limited to 40 A rms?
- **40.** A motor is connected to a 120 V rms, 60 Hz line. The motor is rated at 2 kVA and operates with a power factor of 0.8.
  - (a) Find the apparent and real power.
  - (b) What is the current flowing into the motor?
  - (c) Find the resistance *R* and inductance *L* of the motor.

*Ans*: 2000 VA, 1600 W; 16.67 A; and 5.76 Ω, 0.11H.







- **41.** It is desired to run the motor in the previous problem with a power factor of unity. To achieve this, a capacitor *C* is connected in parallel across the motor, which results in a circuit like that shown in Fig. 2.13. Calculate the value of *C* to achieve this condition.
- **42.** In Fig. 2.25 the load  $Z_L$  is 27 kW at a power factor of 0.75. The voltage at the load is 2.3 kV, 60 Hz. For power factor correction a capacitor is connected in parallel with the load. What size capacitor *C* must be used to change the power factor to a more favorable 0.93? *Ans*: 6.6  $\mu$ E
- **43.** A motor can be represented by a resistance *R* and inductance L in series. If this motor has a power factor of 0.866 at a frequency of 60 Hz, what will the power factor be for a frequency of 440 Hz?
- **44.** Design a transformer that will provide at the secondary 12 V at 5 A when the primary is connected to 120 V, 60 Hz. Determine the number of turns in the primary and secondary windings if the core has a cross section of 2 cm<sup>2</sup> and the core flux is not to exceed 0.5 T. Ans: 4505, 451.

- **45.** In the previous problem, if the load is a resistive 2.4  $\Omega$ , how much power is delivered to it?
- **46.** In a 60 Hz transformer, the maximum flux density is 1.5 T. What area of core is needed to produce 2 V per turn of winding? *Ans*: 50 cm<sup>2</sup>.
- **47.** Audio amplifiers use transformer coupling between the final amplifier stage and a speaker to match impedances and in order to avoid having the DC current of the final stage flow through the speaker coil. We wish to connect an 8  $\Omega$  speaker to an 8000  $\Omega$  amplifier. Calculate the turn ratio of the output transformer.
- **48.** A doorbell is connected to a transformer whose primary contains 3000 turns and which is connected to  $120 V_{AC}$ . If the doorbell requires 0.2 A at 10 V, find the number of turns necessary for the secondary winding and the current that flows in the primary. *Ans:* 250, 16.7 mA.

# 3

## **Diode Applications**

## 3.1 Introduction

A *diode* is our first encounter with a nonlinear element. Recall that *R*, *L*, and *C* are linear elements, meaning that a doubling of an applied voltage results in a doubling of current in accordance with Ohm's law. A diode, which has two terminals, or two electrodes (hence *di-ode*), acts more like an on-off switch. When the diode is "on," it acts as a short circuit and passes all current. When it is off, it acts as an open circuit and passes no current. The two terminals of the diode are different and are marked as plus and minus. If the polarity of an applied voltage matches that of the diode (referred to as forward bias), the diode turns "on" and functions as a short circuit (it mimics a switch in the on position). When the applied voltage polarity is opposite (reverse biased), the diode is off. Another good analogy to a diode is the plumber's check valve which allows water in a pipe to flow in one direction but not in the other. To explain this fascinating behavior of a diode requires some solid-state physics, which we will leave for the next chapter. In this chapter we will explore practical applications of the diode.

A diode is also referred to as a *rectifier*. For example, placing a diode in series in a circuit that carries an alternating current will result in a current that flows in only one direction, determined by the forward bias. Hence the current is rectified. Perhaps the greatest use of diodes is in power supplies where an AC source, typically 120  $V_{AC}$  supplied by the power utilities, is converted to a DC source.

## 3.2 Rectification

## 3.2.1 Ideal and Practical Diodes

Figure 3.1a shows the  $\nu$ -*i* characteristics of an ideal diode which are also part of the characteristics of an on-off switch. We will use these characteristics to approximate those of a practical diode, Fig. 3.1b, such as the popular IN4002, which is used in small power supplies.

The  $\nu$ -*i* characteristics of the IN4002 are shown in Fig. 3.1b. Note that although in general the ideal diode is a good approximation to the practical diode, significant differences exist. The differences relate to the operating range of the practical diode and provide guidance when a more accurate model than the ideal diode is needed. The most obvious differences are:

- (a) Under forward bias conditions it takes a finite forward voltage of approximately 0.7 V for a practical diode to conduct. This voltage drop is maintained during conduction.
- (b) The maximum forward current is limited by the heat-dissipation ability of the diode; for the IN4002, for example, maximum forward current is 1000 mA = 1 A.
- (c) There is a small but finite reverse current. The reverse current is usually of no significance in a practical circuit as it is in the nanoampere range (the scales in Fig. 3.1b for forward and reverse current are different).
- (d) Every diode has a maximum reverse voltage that cannot be exceeded. If it is, the diode breaks down and shorts, and a large reverse current flows that causes the diode to overheat and be permanently damaged. For the IN4002, the reverse breakdown voltage is 100 V. If there is a chance that the breakdown voltage will be exceeded in a circuit, a diode with a larger breakdown voltage must be used.

## 3.2.2 Half-Wave Rectifier

If a diode and load resistor are connected in series with an AC source as shown in Fig. 3.2a, the resultant voltage  $v_o = i_o R_L$  and current  $i_o$  through the load resistor  $R_L$  are as pictured in Fig. 3.2b (assuming the diode is ideal, i.e., ignoring the 0.7 V drop when the diode conducts, and assuming the diode is open-circuited when it does not conduct). It is a pulsating current, but it is DC. Note that the term DC voltage can mean constant voltage




FIGURE 3.1 (a) Symbol and current flow direction of an ideal diode. The on-off states of an ideal diode mimic those of an on-off switch, (b) A practical diode and its *v-i* characteristics.




FIGURE 3.2 (a) A half-wave rectifier circuit. (b) The pulsating DC voltage vo across load resistor RL.

(a battery voltage, for example) or a variable voltage with constant polarity. Hence, the circuit of Fig. 3.2a changes AC into DC. If we could smooth out the pulsating DC, we would obtain a DC voltage of

$$V_{\text{ave}} = V_{\text{DC}} = \frac{1}{T} \int_{0}^{T/2} V_{p} \sin \omega t \, dt = \frac{V_{p}}{\pi}$$
(3.1)

where the applied voltage is  $v = V_p \sin \omega t$ , period T = 1/f, and  $\omega = 2\pi f$ . Thus, the average or DC voltage, if the applied voltage is 120 V<sub>AC</sub>, would be  $120\sqrt{2}/\pi$  or 54 V. The DC current flowing through the load resistor  $R_{\rm L}$  is  $I_{DC} = V_p / \pi R_{\rm L}$ .

## Example 3.1

The input to the half-wave rectifier of Fig. 3.2a is 120  $V_{AC}$ . If the resistance  $R_d$  of the diode during conduction is 20  $\Omega$  and the load resistance  $R_{\rm L} = 1000 \Omega$ , find the peak, DC, and rms load currents and the power dissipated in the load and the diode.

The peak load current is  $I_p = V_p / (R_L + R_d) = 120\sqrt{2} / (1000 + 20) = 0.166$ A. The DC current from Eq. (3.1) is  $I_{DC} = I_p / \pi = 0.053$  A. The rms current, from (2.41), is.


$$I_{\rm eff} = \sqrt{\frac{1}{T} \int_0^{T/2} i^2 dt} = \sqrt{\frac{1}{T} \int_0^{T/2} \left( I_p \sin \omega t \right)^2 dt} = I_p/2 = 0.083 \text{ A}$$

The total input power to the circuit is  $P_t = P_L + P_d$ . The power dissipated in the load is  $P_{\rm L} = I_{\rm rms}^2 R_L = 0.083^2 \cdot 1000 = 6.92$  W, and the power dissipated in the diode is  $P_d = I_{\rm rms}^2 R_d = 0.14$  W. The total power supplied by the source is therefore 7.06 W.

Note that, in the above calculations, we are neglecting the 0.7 V voltage drop across the diode during the conducting phase. Also note that the peak reverse voltage across the diode during the nonconducting phase is  $120\sqrt{2} = 170$  V, which the diode must be capable of withstanding.

## 3.2.3 Full-Wave Rectifier

The half-wave rectifier uses only half the input waveform. An arrangement that can use all of the input waveform is the full-wave bridge rectifier, shown in Fig. 3.3a. Current flows in the same direction through the load resistor, for both polarities of the input voltage. This is accomplished by having two forward-biased diodes in series with  $R_{\rm L}$  at any time, as shown in Fig. 3.3b and c. In Fig. 3.3b, the input voltage has a polarity that makes the top input terminal positive; hence, only the two diodes shown are forward biased and are conducting. As the input voltage reverses, the bottom terminal becomes positive. Now the remaining two diodes conduct, while the previous two are open-circuited, as shown in Fig. 3.3c. The result is that current flows through  $R_{\rm L}$  at all times, as shown in Fig. 3.3d. One should remember that in a full-wave rectifier two diodes are always in series with a resultant voltage drop of 1.4 V. When designing a low-voltage power supply, this could be a substantial voltage drop that is not available to the output voltage  $v_o$ .



**FIGURE 3.3** (a) A full-wave bridge rectifier. (b, c) Conduction path when the input polarity is as shown, (d) Output voltage  $\nu_o$  of the full-wave rectifier.

The average voltage of a full-wave rectifier is given by

$$V_{\text{ave}} = V_{\text{DC}} = \frac{1}{T/2} \int_0^{T/2} V_p \sin \omega t \, dt = \frac{2V_p}{\pi}$$
(3.2)

If 120  $V_{AC}$  is the input voltage, the full-wave rectifier has the potential to produce twice the voltage of a half-wave rectifier, i.e., 108  $V_{DC}$ .

## 3.2.4 Rectifier Filters

The pulsating waveforms generated by rectification are not very useful, but can be smoothed to produce almost perfect DC. For that purpose we can use the inertia properties of capacitors and inductors. Recall that a capacitor smoothes the voltage across it and an inductor smoothes the current through it.

Another way of looking at rectifiers is as follows: the pulsating voltage which is produced has high-frequency components as well as DC. What is therefore needed is a low-pass filter, which would pass the DC but would limit passage of the high frequencies. The simplest low-pass filter (an RC filter, Fig. 2.6) is a capacitor in parallel with the load resistor as shown in Fig. 3.4a. The capacitor voltage, shown in Fig. 3.4b, which is also the output voltage, is now much smoother than the pulsating waveform of a simple half-wave rectifier. It is interesting to see how this comes about. Basically the capacitor stores energy which decays exponentially during the discharge phase when the capacitor provides energy to  $R_L$ . The energy in the capacitor is periodically replenished during the charging phase when the diode conducts. It is analogous to maintaining a steady flow of beer from a




FIGURE 3.4 (a) A capacitor across the load resistance will smooth the pulsating DC. (b) The smoothed voltage. The circuit during (c) charge and (d) discharge.

tap that is attached to the bottom of an open barrel of beer. As the level of beer in the barrel decreases, imagine that a bucket of beer is periodically dumped into the barrel, maintaining the steady flow at the tap.

Figure 3.4c shows the equivalent circuit during the charging phase. Diode current  $i_d$  flows during the time interval  $t_1 - t_0$  and provides the charging current  $i_C = Cdv_o/dt$  as well as the load current  $i_L = v_o/R_L$ . The small resistance (fraction of an ohm to several ohms) of the diode during conduction is given as  $R_d$ . This makes for a small time constant  $R_dC$ , implying that the capacitor is being charged quickly and hence the capacitor voltage  $v_o$  can easily follow the sinusoidal input voltage v. Hence,  $v_o$  increases to the peak level  $V_p$  of the input voltage  $v = V_p \sin \omega t$ . Then, as v decreases but  $v_o$  holds to  $V_{p}$ , the diode becomes reverse-biased and opens.

Figure 3.4d shows the discharge phase. During the time interval  $t_2 - t_1$  the diode is open, essentially disconnecting the input voltage from the capacitor. The capacitor is left alone to supply energy to  $R_L$ , which it does while discharging with a time constant of  $R_L C$ . AS  $R_l$  is typically much larger than  $R_d$ , the time constant  $R_L C$  is now large and the exponential drop in capacitor voltage from  $V_p$  is small.

Practical filters are usually designed to have a negligible drop in capacitor voltage during the discharge phase. If this is the case, the output voltage can simply be approximated as

$$v_o = V_{DC} \cong V_p \tag{3.3}$$

and the load current as  $I_{\rm L} = I_{DC} = V_p/R_{\rm L}$ . In that sense a rectifier and a rectifier with a filter are fundamentally different. A rectifier by itself can only produce a DC level, given by (3.1) and (3.2), which is substantially less than  $V_p$ , whereas a rectifier when combined with a capacitor filter can substantially increase the DC output voltage to approximately the peak input voltage  $V_p$ .

## 3.2.5 Ripple Voltage Remaining After Filtering

The capacitor filter does a creditable job of producing DC. Nevertheless, after smoothing the pulsating waveform, as shown in Fig. 3.4b, a significant ripple voltage remains which we would now like to quantify. During the discharge period, the capacitor voltage decays exponentially: it begins with  $V_p$  and at the end of the discharge period,  $t = t_2$ , is equal to

$$v_o = V_p e^{-(t_2 - t_1)/R_L C} \tag{3.4}$$

The discharge time is on the order of the period *T* of the input voltage; hence we can approximate  $t_2 - t_1 \approx T$ . The ripple voltage  $\nu_r$  is then the difference between  $V_p$  and the voltage at the end of the discharge period, i.e.,

$$v_r = \Delta v_o = V_p - V_p e^{-T/R_L C} \cong V_p \frac{T}{R_L C} = \frac{V_p}{fR_L C}$$
(3.5)

where it is assumed that we have chosen the time constant to be much longer than the period of the input voltage, i.e.,  $T/R_{\rm L}C \ll 1$ , which will guarantee a small decay during discharge and hence a small ripple voltage. Furthermore, we have used the approximation  $e^{\Delta} \cong = 1 + \Delta$  when  $\Delta \ll 1$  and T = 1/f, where *T* and *f* are the period and frequency of the input voltage.

The last term in (3.5) can be considered as a design equation for capacitor filters. It states that the ripple voltage is inversely proportional to capacitance. The other terms in (3.5) usually cannot be changed as the peak voltage  $V_p$ , the frequency f, and the load resistance  $R_L$  are fixed in practical situations. Hence it pays to use the largest capacitance possible as this will give the smoothest DC. A word of caution though: at the time when the power supply is turned on, the uncharged capacitor presents a short which can result in unacceptably high initial currents passing through the diode. Such currents could easily burn the diode out unless we place a small resistance in series with the diode which would limit the initial current to values within the diode specifications.

#### Example 3.2

Find  $\nu_o$  and the ripple voltage  $\nu_r$  when the output of a full-wave rectifier, shown in Fig. 3.3d, is applied to a load resistor  $R_L$  with a capacitor filter. That is, replace the half-wave rectifier with a full-wave rectifier in Fig. 3.4a.

The output voltage  $v_o$  of a filtered rectifier is shown in Fig. 3.4b. In the case of the full-wave rectifier, the negative part of the input voltage is flipped up, so the input to the capacitor is the waveshape given in Fig. 3.3d. Hence, the DC input pulses occur at twice the rate of the half-wave rectifier, allowing the capacitor only half the time to discharge before the diode conducts and recharges the capacitor. The implication is that the DC output voltage is even better approximated by  $V_p$  than in the case of the half-wave rectifier. However, an even more important implication is that the discharge period is now approximately one-half the input period, or  $t_2 - t_1 \approx T/2$ . Thus, the ripple voltage in (3.5) becomes

$$v_r = V_p \frac{T}{2R_L C} = \frac{V_p}{2fR_L C}$$
(3.6)

and is seen to be one-half as large as that for the half-wave rectifier. Furthermore, if a 60 Hz input voltage is used, the ripple voltage has a frequency of 60 Hz for a half-wave rectifier but a frequency of 120 Hz for the full-wave rectifier, which usually is less objectionable and is easier to smooth if additional filtering is needed.<sup>1</sup>

In a practical situation, we might need to supply a DC voltage of 170 V to a load represented by  $R_{\rm L} = 1 \ {\rm k}\Omega$ . If the ripple voltage must be less than 3 V, we need a capacitor with a capacitance of  $C = 170/3 \cdot 2 \cdot 60 \cdot 1000 = 472 \cdot 10^{-6} \ {\rm F} = 472 \ {\rm \mu}F$ , assuming 120 V<sub>AC</sub> at 60 Hz and that a full-wave rectifier was used. The load current flowing in the load resistor is  $I_{\rm L} = I_{DC} = V_P/R_{\rm L}$ . If other DC voltages are needed, a step-up or step-down transformer is used to supply the correct input voltage.

## 3.2.6 Voltage Doubler

An easy way to double DC voltage is to use the circuit shown in Fig. 3.5. Two half-wave rectifiers in series charge the top capacitor to  $V_p$  when the input voltage swings positive and charge the bottom capacitor to  $V_p$  when the input voltage swings negative. As the polarities of the charged capacitors are in phase, the voltage at  $\nu_o$  is double the peak input voltage. The voltage at  $\nu_o$  is like that of a full-wave rectifier; that is, since both halves of the input voltage are used, the ripple frequency is 120 Hz, if the input frequency is 60 Hz. The formula for ripple voltage (3.6) should be applicable. As in the rectifiers considered above, when a load resistor is connected, current is supplied to the load resistor by the discharge of the capacitors.

## 3.3 Clipping and Clamping Circuits

We will now see how diodes make elementary waveshaping circuits possible. At times it is desirable to limit the range of a signal or to remove an unwanted portion of a signal.

<sup>&</sup>lt;sup>1</sup>Note that the period of full-wave rectifier output is one-half the period of sinusoidal input. Hence the frequency of full-wave rectifier is twice that of the sinusoidal input. A half-wave rectifier; on the other hand, has the same period as the sinusoidal input.





FIGURE 3.5 The DC output voltage of a voltage-doubler rectifier circuit is equal to twice the peak input voltage.

## 3.3.1 Clipping

A typical function of a clipping circuit is to cut off part of an input waveform. For example, the clipper shown in Fig. 3.6a cuts off the input waveform that goes above the value  $V_1$  and below  $-V_2$ . Since both diodes are reverse biased by batteries  $V_1$  and  $V_2$ , whenever input voltage  $\nu$  exceeds  $V_1$ , diode one conducts and places battery voltage  $V_1$  at the output. The difference voltage  $\nu - V_1$  is dropped across *R*. A similar process occurs when the input signal swings negatively. Hence the sinusoidal waveshape is altered and becomes the clipped output voltage  $\nu_o$ , shown in Fig. 3.6b. If  $V_1$  and  $V_2$  are much smaller than  $V_p$  of the input, a waveshape is produced that looks like a square wave. The transfer characteritics of such a circuit are shown in Fig. 3.6c.



**FIGURE 3.6** (a) A clipper circuit that limits the input voltage to  $+V_1$  and  $-V_2$ . (b) The clipped output voltage, (c) The transfer characteristics  $v_o$  vs v of the clipper circuit.

## 3.3.2 Limiters

Clippers can be used as protection circuits against voltage overshoot. For example, it is clear that the clipper of Fig. 3.6a will not allow the voltage  $\nu_o$  to go past +  $V_1$  and -  $V_2$ . Therefore, if both batteries are removed (i.e., replaced by shorts in Fig. 3.6a), the output will be zero as one of the diodes will always be conducting. The validity of that statement is based on the diodes acting as ideal diodes (see Fig. 3.1a). But we have learned that a diode is characterized by a forward voltage of about 0.7 V, which must be exceeded before the diode will conduct. Therefore, a clipping circuit, Fig. 3.6d, with both external batteries removed can serve as a protection circuit in the beginning stages of a high-gain amplifier when the input voltages are on the order of millivolts. Such high-gain amplifiers saturate easily and need the protection that such a simple circuit provides: essentially two opposite diodes in parallel, connected from input to ground, which limits the input voltage swings to  $\pm 0.7$  V.

Another use of clippers is in noise limiting. For example, in a radio receiver a selected signal could be subject to strong noise pulses (sparks, lightning, etc.) which distort and add the familiar crackling to the signal. Choosing the bias voltages of the batteries in Fig. 3.6a to be somewhat larger than the desired signal will clip the noise pulses at that level but pass the signal.

## Example 3.3

Show a battery backup system for an electronic clock or timer which would engage when the power supply fails.

Let us assume the clock has a built-in power supply that delivers 12 V to the clock circuitry. Should the power fail, we would like a 9 V battery to be automatically connected to the clock circuitry. Figure 3.7 shows such a circuit. When there is no power failure and the internal power supply is delivering 12 V, the top diode conducts, connecting 12 V to the clock circuitry. The diode in series with the battery has a 3 V reverse bias and is open. During a power failure, the 12 V changes to zero. The top diode then becomes reverse biased and opens. This in turn forward biases the diode that is in series with the 9 V battery; the diode conducts, connecting the battery to the clock. Of course this assumes that 9 V is adequate to keep the clock running properly.




FIGURE 3.7 A battery backup system.

## 3.3.3 Clamping

If the DC value of a signal needs to be changed (the signal as a whole shifted up or down along the vertical axis), a capacitor can be charged to the desired value, and when connected in series with the signal source, will give the signal the desired level. Such a circuit is called a clamping circuit. Figure 3.8a shows a circuit that clamps the peak value of a signal at zero. For positive values of the input voltage  $v = V_p \sin \omega t$ , the diode conducts and rapidly charges the capacitor to the peak value  $V_p$  as the input voltage increases to  $V_p$ . The RC time constant of the circuit is very small (the only *R* is that of the forwardbiased diode, typically less than 1  $\Omega$ ); hence the capacitor voltage increases as rapidly as the input voltage until the capacitor is charged to  $V_p$ . Then, as the input voltage decreases sinusoidally from  $V_p$ , the diode becomes reverse biased and opens. The capacitor voltage remains at  $V_p$  because the open diode prevents the capacitor from discharging. The output voltage is now the constant capacitor voltage in series with the input voltage, i.e.,

$$v_o = -V_p + V_p \sin \omega t = V_p (\sin \omega t - 1)$$
(3.7)

Whatever is connected to the output  $\nu_o$  usually has a sufficiently large resistance that the capacitor discharge is negligible. Should there be some discharge, the capacitor will be recharged on the next cycle of the input voltage.

Figure 3.8b and c show circuits that clamp the top of the input signal at the battery voltage + V and -V, respectively. In case of Fig. 3.8b we have

$$v_o = -V_p + V + V_p \sin \omega t = V_p (\sin \omega t - 1) + V$$
(3.8)

and in case of Fig. 3.8c,





FIGURE 3.8 These circuits clamp the peak of the input voltage at (a) zero, (b) + V, and (c) -V.




**FIGURE 3.9** Reversing the diode from that in Fig. 3.8 clamps the bottom of the waveshape at 0, -V, and +V, as shown in (a), (b), and (c), respectively.

$$v_o = -v_p - V + V_p \sin \omega t = V_p (\sin \omega t - 1) - V$$
(3.9)

Similarly, the circuits shown in Fig. 3.9a, b, and c clamp the bottom of the input signal at 0, -V, and +V volts, respectively. The output voltage for the three circuits is  $\nu_o = V_p (\sin \omega t + 1), \nu_o = V_p (\sin \omega t + 1) - V$ , and  $\nu_o = V_p (\sin \omega t + 1) + V$ .

## 3.4 Zener Diode Voltage Regulation

Even though the capacitive filters in a power supply smooth the rectified voltage, the output voltage can still vary with changes in line voltage which can be due to a variety of causes, for example, surges when large loads such as motors are switched on and off. If some circuits in electronic equipment must have an absolute steady voltage, we resort to *Zener diodes*. Zener diodes are a special kind of diode that can recover from breakdown caused when a reverse-bias voltage exceeds the diode breakdown voltage. Recall that in Fig. 3.1b we observed that ordinary diodes can be damaged when the breakdown voltage is exceeded. Zener diodes, on the other hand, are designed to operate in the breakdown region (provided the current does not become too excessive) and recover completely when the applied reverse voltage changes to less than the breakdown voltage. Breakdown occurs always at the same, precise values of voltage. The attraction of the Zener diode is that the voltage across it stays very nearly constant for any current within its operating range. This feature makes it a good voltage regulator or voltage reference element. Since Zener diodes are manufactured with a great variety of voltages (2–200 V), the need of any circuit for a



**FIGURE 3.10** (a) A voltage regulator is inserted between the input voltage and the load, (b) The Zener current  $i_z$  varies between  $I_{max}$  and  $I_{min}$  in response to the varying input voltage so as to keep the load current and load voltage constant.

constant voltage can be easily met. Typically, a TV set or a quality stereo receiver might have several sensitive subcircuits which need a steady voltage supply.

Figure 3.10a shows a Zener diode voltage regulator. It is a simple circuit consisting of a series resistor  $R_s$  across which the excess voltage is dropped and a Zener diode, chosen for a voltage  $V_z$  at which it is desired to maintain the load  $R_L$ . As the input voltage v fluctuates between the values  $V_{min}$  and  $V_{max}$  (both must be higher than  $V_z$  for regulation to take place), the load is maintained at the constant voltage  $V_z$ . Figure 3.10b shows the variation  $(I_{max} - I_{min})$  of the Zener current, which is in response to the input voltage variations  $(V_{max} - V_{min})$ . Therefore, the current through the Zener diode varies<sup>2</sup> so as to keep the current through  $R_L$  constant. The varying Zener current (and the steady load current) flows through  $R_s$ , which causes a varying voltage across  $R_s$ . This in turn allows the voltage across the load to remain constant.

<sup>2</sup>The avalanche mechanism is such that when the breakdown begins at the voltage  $V_z$ , the current begins to flow precipitously with even minor increases in voltage. Hence, for all practical purposes, the voltage remains constant at  $V_z$ . Of course, the current cannot increase beyond a certain value without overheating and damaging the diode. Each Zener diode, besides  $V_z$ , specifies a maximum Zener current. The fact that a reverse-bias breakdown current flows in a Zener diode is denoted by the special symbol in Fig. 3.10a, which is similar to an upside down diode symbol.

## Example 3.4

It is desired to hold a load resistance  $R_L$  at a constant voltage of 100 V as the input voltage varies between 120 and 110 V. If a voltage regulator of the type shown in Fig. 3.10a is to be used, find the best value of  $R_s$  to accomplish that purpose, given that  $R_L = 10 \text{ k}\Omega$ .

First, we choose a Zener diode with  $V_z = 100$  V. Second, we must find what the maximum current through the Zener diode under normal operation will be and to make sure that it does not exceed the maximum allowed Zener diode current. Then we determine  $R_s$ .

To begin with let us assume that the input voltage is fixed at  $V_{\min} = 110$  V; then a 10 V voltage drop across series resistance  $R_s$  would leave  $R_L$  with a voltage drop of 100 V—the desired condition. For this to happen a current of 10 mA must flow through  $R_L$  and  $R_s$ , which would determine the series resistance as  $R_s = 10$  V/10 mA = 1 k $\Omega$ . A Zener diode would not be needed if the voltage were to remain at 110 V as no Zener current would flow even if a Zener diode were present. However, the input voltage changes as shown in Fig. 3.10b. The change from 110 V to 120 V is usually not rapid but can take place in a matter of seconds, minutes, or even hours.

As the input voltage rises to 120 V, the current through  $R_s$  will rise proportionally. To keep  $R_L$  at 100 V, the current through  $R_L$  must remain at 10 mA and any excess current should flow through the Zener diode. When the input voltage is at  $V_{max} = 120$  V, 20 V is dropped across  $R_s$  and 20 mA flows through  $R_s$  (10 mA through  $R_L$  and 10 mA through the Zener diode). Hence as shown in Fig. 3.10b, the Zener current varies between  $I_{z,min} = 0$  and  $I_{z,max} = 10$  mA in response to input voltage variations, while the load voltage remains constant at 100 V.

The condition  $I_{z,\min} = 0$  can be used to define an optimum value for  $R_s$ , i.e.,

$$R_{s, \text{optimum}} = \frac{V_{\min} - V_z}{I_L}$$

which for our example gives  $R_{s,opt} = (110 V - 100 V)/10 \text{ mA} = 1 \text{ k}\Omega$ .

If we know the maximum current  $I_{z,max}$  that the Zener diode can tolerate, we can specify a minimum value of  $R_s$  that can be used in a Zener diode voltage regulator circuit as

$$R_{s,\min} = \frac{V_{\max} - V_z}{I_{z,\max} + I_L}$$

If we assume that  $I_{z,\max} = 30$  mA, we obtain for  $R_s = (120 - 100)/(30 + 10) = 0.5$  k $\Omega = 500 \Omega$ . The advantage of using a smaller resistance for  $R_s$  is that if the input voltage drops below 110 V, regulator action can still take place. The disadvantage is that (i)  $R_{s,\min}$  dissipates more power than  $R_{s,\text{opt}}$  (ii) the Zener diode current varies between  $I_{z,\min} = 10$  mA and  $I_{z,\max} = 30$  mA, whereas with  $R_{s,\text{opt}}$  the Zener current varies only between 0 and 10 mA, and (iii) if the input voltage exceeds 120 V, the Zener diode current will exceed the maximum allowable current  $I_{z,\max}$  and most likely damage the diode.

There is always some danger that the maximum diode current will be exceeded, either by an unexpected upward fluctuation of the input voltage or by a sudden removal of the load, which would cause all of the input current to flow through the diode. The latter case, that of a sudden open-circuited load ( $R_{\rm L} = \infty$ ), would usually ruin the Zener diode as it is most likely that  $I_{z,\max}$  would be exceeded.

## 3.5 Silicon-Controlled Rectifiers (SCRS)

## 3.5.1 Introduction

A device with widespread application in industry is the silicon-controlled rectifier. It is used for speed control of motors, for dimming of lights, for control of heating furnaces, and in general wherever control of power is needed.

Recall that in a rectifier, current starts to flow immediately when the diode becomes forward-biased. An SCR is basically a rectifier to which a gate has been added. By delaying the application of an enabling signal to the gate, the SCR can delay the onset of the rectified current. Figure 3.11 shows three examples of power control by an SCR when three different gating pulses are applied (the input is a sinusoidal voltage  $\nu = V_p \sin \omega t$ ). Figure 3.11a shows voltage and current waveshapes that are basically those of a half-wave rectifier: the short gating pulses occur at the start of the sinusoid. Figure 3.11b shows the gating pulses delayed by 90°. Because the rectified current is delayed until the gating pulses trigger the SCR, only half the power would be delivered to a resistive load which is in series with the SCR. Figure 3.11c shows a pulse that is delayed by almost 180°. Very little current flows and very little power is delivered to a load. This is the basics of SCR control of power.

If we call the onset time of the gating pulses as firing time  $\tau$  (which is related to the firing angle  $\alpha$  by  $\alpha = \omega \tau$ ), we can express the average (DC) value of the current as

$$I_{\text{ave}} = \frac{1}{T} \int_{\tau}^{T/2} I_p \sin \omega t \, dt = \frac{I_p}{2\pi} (1 + \cos \omega \tau)$$
(3.10)




FIGURE 3.11 Short gating pulses applied to an SCR control the onset of the rectified current, (a), (b), and (c) show that progressively less power would be delivered to a load.

To show that the average current depends on the firing angle  $\alpha$ , we can substitute  $\omega \tau = \alpha$  in the above expression. Hence, if  $\alpha$  or  $\tau$  is zero, (3.10) gives  $I_{ave} = I_p/\pi$ , which is the average current for a half-wave rectifier, and was already derived before as (3.1). When  $\alpha = 180^{\circ}$ , no current and no power is delivered by the SCR.

## 3.5.2 SCR Characteristics

The symbol of an SCR is shown in Fig. 3.12a, where the terms anode and cathode are leftovers from the days of the vacuum tube thyristor, which performed a similar function as the solid-state SCR. Typical SCR  $\nu$ -*i* characteristics are shown in Fig. 3.12b. Note that the forward current has both an on- and an off-state. Normally the diode stays in the off-state (insignificant current flow from anode to cathode) until a current pulse (typically 5–50 mA) is injected into the gate which triggers the on-current state with significant flow of current, which can be as high as several thousand amperes for the larger SCRs. In the on-state, the voltage  $\nu_{ac}$  across the SCR is only a few volts. The SCR could also be triggered, without gate current injection, if  $\nu_{ac}$  exceeds the breakover voltage  $V_{bo}$  (typically in the hundreds of volts). If this happens, the SCR conducts and the voltage  $\nu_{ac}$  drops to one or two volts. The practical way to trigger an SCR is by gate current injection, though. Once triggered, the device will stay on irrespective of what the triggering pulse does subsequently. Gate current is required only long enough to build up full anode current, typically on the order of microseconds with resistive loads. However, there is a minimum holding




FIGURE 3.12 (a) The SCR symbol, (b) Voltage-current characteristics of an SCR. (c) A simple SCR speed control circuit for a DC motor.

current,  $I_h$  (typically 100 mA), required to keep the on-current going. Once forward current starts flowing, it can continue indefinitely until something in the external circuit reduces current flow to below the  $I_h$  value. The key feature of an SCR is that a small gate current can "fire," or trigger, the SCR so that it changes from being an "open" circuit into being a "short" circuit. The only way to change it back again is to reduce the anode current to a value less than the holding current  $I_h$ .

It is not necessary to use very short pulses in the gate circuits. Other periodic waveshapes can also trigger the SCR and might be more practical if they are easier to generate, although short pulses are the most efficient. Recall that triggering is accomplished by injecting a small amount of current into the gate at the desired time. Even a sinusoidal waveshape, delayed correctly, can accomplish that. Frequently RC circuits of the type considered in Fig. 2.6 are used to provide a phase-delayed gate voltage (for design of such gate voltages the student is referred to SCR manuals). Remember that once conduction begins, the gate loses control and the SCR remains in the high-conduction state until the anode potential is reduced to practically zero volts. Figure 3.12c shows a simple SCR circuit to control the speed of a DC motor.

The main reason for the use of SCRs is efficiency of power control. If we were to use a variable resistance (*potentiometer*) in series with the load to reduce the voltage to the load, we would waste valuable power in the series resistance, which would be par ticularly serious when large amounts of power are involved. The SCR, on the other hand, wastes little power when the load receives little power. Also, if the half-wave rectifier action which the SCR provides (the SCR conducts current in one direction only) is inadequate, a full-wave rectifier (current flow in both directions) can precede the SCR. As both halves of the input sinusoid are now used, the power available to the load is doubled. Such a doubling of power is also possible without the use of a full-wave rectifier. A *Triac*, which consists of two SCRs back-to-back, is a three-terminal (gate, anode, and cathode leads, similar to Fig. 3.12a) device which permits full control of AC. It is very popular in dimmer switches and speed control of motors.

# Example 3.5

Calculate the power in watts available to a 10 W motor which is controlled by an SCR as shown in Fig. 3.12c (for simplicity, let us ignore the inductance of the motor winding). The combination is connected to a 117 VAC line. Calculate the power corresponding to the three  $\nu$ -*i* figures in Fig. 3.11.

An applied periodic gate voltage, which is progressively shifted from  $0^{\circ}$  to  $90^{\circ}$  and then to almost 180°, results in motor current flow as shown in Fig. 3.11a, b, and c. The effective current in these figures is given by (see the equation in Example 3.1)

$$I_{\rm rms} = \sqrt{\frac{1}{T}} \int_{\tau}^{T/2} \left( I_p \sin \omega t \right)^2 dt = \sqrt{\frac{1}{2\pi}} \int_{\alpha}^{\pi} \left( I_p \sin \omega t \right)^2 d\omega t$$
$$= \frac{I_p}{2} \sqrt{1 - \frac{\alpha}{\pi} + \frac{\sin 2\alpha}{2\pi}}$$

(remembering that the SCR is basically a half-wave rectifier which delays the flow of current by  $\tau$  seconds). In the above expression we have made the transformation from time *t* to phase angle  $\omega t$  by making the substitution  $\omega t = \alpha$  and  $\omega T = 2\pi$ . Now, the power *P* delivered to the motor which is representative by a load with resistance  $R = 10 \Omega$  is  $P = I_{\rm rms}^2 R$  or  $P = V_{\rm rms}^2/R$ . Since the voltage but not the current is specified, we can use Ohm's law,  $I_p = V_p/R$ , and express power as

$$P = I_{\rm rms}^2 R = \frac{(V_p/2)^2}{R} \left( 1 - \frac{\alpha}{\pi} + \frac{\sin 2\alpha}{2\pi} \right)$$

The power delivered to the motor, corresponding to Fig. 3.11a (when  $\alpha = 0$ ), is  $P = \left[ (117\sqrt{2}V)/2 \right]^2 / 10\Omega = 684.45$  W. The power delivered to the motor, corresponding to Fig. 3.11b (when  $\alpha = \pi/2$ ), is  $P = \left[ (117\sqrt{2}V)/2 \right]^2 / 10\Omega (1 - \frac{\alpha}{\pi}) = 6844.5 / 10\Omega (1/2) = 342.23$  W. Finally, the power delivered to the motor, corresponding to Fig. 3.11c (when  $\alpha \approx \pi$ ), is  $P \approx 0$  W. Note that we are discussing starting power in this example. Once the motor starts turning, conditions will change.

In this example, we started with the calculation of the effective current  $I_{\rm rms}$ , because the load current was explicitly shown in Fig. 3.11. We could have started as well with voltage and obtained the same results because the load voltage mimics the load current in the SCR circuit of Fig. 3.12c. This can be seen as follows: when the SCR is turned off and no current flows through it, it is an open circuit, and hence the line voltage develops across the open SCR and the voltage across the motor is zero—just as the current is. When current flows through the motor, that is, when the SCR conducts, the voltage drop across the conducting SCR is about 1 V—hence most of the line voltage is dropped across the motor. Of course the mimicking between current and voltage in a resistive load was implied when we used Ohm's law,  $I_p = V_p/R$ , in the above calculations.

# 3.6 Summary

- A diode was portrayed as a kind of on-off switch. Such a model has obvious limitations: an on-off switch passes current in either direction and a diode does not. In this idealized picture, a forward-biased diode conducted current (the switch was on) whereas a reverse-biased diode did not (the switch was off). A more realistic model for a diode included a forward voltage drop of 0.6–0.7 V (sometimes referred to as an offset voltage or contact potential) which stayed constant while the diode was conducting. The remarkable characteristic of a semiconductor diode is the speed with which it can switch from conducting to nonconducting. Switching times can be nanoseconds or less.
- Electronic equipment needs a constant voltage to function properly, with a battery as an ideal power supply. One of the most important uses of a diode is in rectification which converts AC to DC. All electronic equipment has a power supply which performs this function in addition to filtering the rectified voltage so a smooth and steady voltage is produced. Rectifiers can be of the half-wave or the full-wave type, with the full-wave type being more efficient. Zener voltage regulation can be used in critical parts of a

circuit that need to be kept at a constant voltage even if the DC voltage of the power supply varies in response to power line voltage variations.

- Diodes are also used in waveshaping circuits, for example, when the DC level of a signal needs to be changed or in clipping circuitry when tops or bottoms of a signal need to be eliminated.
- Finally we introduce a useful modification of a diode in the form of a silicon-controlled rectifier. An SCR is a diode with a gate added, which when an appropriate signal is applied to the gate, can control the onset of the rectified current and thus can control the amount of power reaching a load. Popular use is in DC motor speed control and in light dimmers. Industrial SCRs have current ratings in the thousands of amperes and are able to control large amounts of power.

# Problems

- 1. Calculate the DC output current from the half-wave rectifier circuit shown in Fig. 3.2a. The rms input voltage is 120 V<sub>AC</sub> and  $R_L = 150 \Omega$ .
- 2. A half-wave rectifier diode, which has an internal resistance of 20  $\Omega$  while conducting, is to supply power to a 1 k $\Omega$  load from a 110 V<sub>AC</sub> (rms) source. Calculate
  - (a) The peak current.
  - (b) The DC load current.
  - (c) The rms load current.
  - (d) The total input power.

Ans: (a) 152.5 mA, (b) 48.5 mA, (c) 76.2 mA, (d) 5.92 W.

- **3.** Calculate the DC output current from the full-wave rectifier circuit shown in Fig. 3.3a. The rms input voltage is 120  $V_{AC}$  and  $R_L = 150 \Omega$ . *Ans*: 0.72 A.
- **4.** Repeat Problem 2 using four 20  $\Omega$  diodes in a full-wave bridge rectifier circuit.
- **5.** Design a half-wave rectifier with capacitor filter to supply 40  $V_{DC}$  to a load of  $R_L = 2 k\Omega$ . Assume the rectifier is connected to a 120  $V_{AC}$ , 60 Hz line by a transformer. Find the turns ratio of the transformer and the capacitance if the ripple voltage is not to exceed 1% of the DC voltage.

Ans:  $C = 833 \ \mu\text{F}$ ,  $N_1/N_2 = 4.24$ .

- **6.** Referring to Example 3.2, redraw Fig. 3.4b for a full-wave rectifier. Sketch the output voltage  $\nu_o$  (identical to load voltage) and the diode charging current  $i_d$  for at least two periods of the input voltage.
- Determine the peak voltage of the full-wave bridge rectifier, shown in Fig. 3.3a, assuming the diodes are ideal but have a forward voltage drop (offset voltage) of 0.7 V. The input voltage is 120 V<sub>AC</sub>. *Ans*: 168.5 V.
- **8.** A full-wave bridge rectifier with a capacitor filter supplies 100 V<sub>DC</sub> with a tipple voltage of 2% to a load resistor  $R_{\rm L} = 1.5 \text{ k}\Omega$ . If one of the diodes burns out (open circuit), calculate the new DC voltage and the tipple voltage that will be supplied to  $R_{\rm L}$ .

- **9.** The voltage-doubler circuit shown in Fig. 3.5 has a load resistance  $R_{\rm L} = 1 \, \rm k\Omega$  connected to it. If the input voltage is 120 V<sub>AC</sub>, 60 Hz, and if the voltage drop between charging pulses is to be less than 10% of the DC output voltage, specify the smallest value of capacitance needed for the capacitors. *Ans*: 166.7 µF.
- **10.** Sketch the transfer characteristic and the output voltage  $v_o$  for the clipper circuit of Fig. 3.6a. Assume the input voltage is  $\nu = 10 \sin \omega t$  and  $V_1 = 3$  V and  $V_2 = 0$ .
- **11.** If V = 5 V in the clamping circuit of Fig. 3.9b, draw the output voltage  $\nu_o$  if the input voltage is  $\nu = 2 \sin \omega t$ .

*Ans*: The minimum point of the input voltage v will be clamped at -5 V.

- **12.** Design a circuit that will clamp the maximum of any periodic voltage at = 4 V.
- **13.** Design a simple modification to the battery backup circuit of Fig. 3.7 so that when the power supply is on, the battery is charged at a current of 5 mA.
- **14.** The voltage regulator shown in Fig. 3.10a, in which the Zener diode has a breakdown voltage of 20 V, is used to regulate the voltage across the load resistor  $R_{\rm L}$  at 20 V. The input voltage is  $\nu = 30$  V and  $R_{\rm L} = 1000$  Ω. For  $R_s$  you have available two resistors (100 Ω and 1000 Ω). Which resistor would you choose? Justify by calculations. *Ans*: 100 Ω.
- **15.** The Zener diode shown in Fig. 3.10a has a voltage breakdown of 100 V with a maximum rated current of 20 mA. If the supply voltage is 150 V, find the range of load resistance  $R_{\rm L}$  over which the circuit is useful in maintaining  $R_{\rm L}$  at 100 V if  $R_s = 1.5$  k $\Omega$ .
- **16.** In the SCR control circuit for a motor shown in Fig. 3.12c, we are given that  $V_p = 100$  V,  $R_L = 20 \Omega$ , and the conduction angle  $\chi = 120^\circ$ , where  $\chi = \pi \alpha$ . Calculate the average load current and the average load power. *Ans*: 1.19 A, 100.6 W.
- **17.** Using the parameters of Problem 16, determine the power dissipated in the SCR if the on-voltage across the SCR is 1.5 V



# Semiconductor diodes and transistors

# 4.1 Introduction

In the previous chapter we made use of diodes without explaining the underlying physics. This was acceptable as for most applications diode characteristics are well approximated by those of a simple on–off switch. However, in order to understand the extremely fast diode switching speeds (faster than a nanosecond) or the 0.6–0.7 offset voltage (also referred to as *contact potential*) we have to understand and view the diode as a *pn* junction, which in turn requires an elementary understanding of electron and hole motion in semiconducting material. Furthermore, a transistor can be modeled by two diodes back-to-back, provided we treat each diode as a *pn*-junction. An understanding of the *pn*-junction which we can simply define as a junction between *n*-type and *p*-type semiconducting material<sup>1</sup> is thus necessary to an understanding of diodes and transistors.

# 4.2 Hole and electron conduction in semiconductors

# 4.2.1 Intrinsic semiconductors

Germanium and silicon, which are Group IV atoms in the periodic table, have 4 valence electrons. If each atom could share 4 more electrons from the adjacent atoms, the outer shell would be completed (which is 8 electrons), giving the atom more stability. Fig. 4.1a shows a two-dimensional model of the crystal lattice for silicon. The atoms in this highly ordered structure are held together by covalent bonds (shared electrons). Since there are no free electrons available one would expect intrinsic semiconductors to be poor conductors, which they are at low temperatures. As the temperature increases, the atoms in the lattice structure begin to vibrate more about their equilibrium positions, which begins to break some covalent bonds and liberate electrons.<sup>2</sup> At room temperature, silicon can

<sup>&</sup>lt;sup>1</sup>In the next section we will show that *p*-type material is a semiconductor such as silicon (Group IV in the periodic table) that is doped with Group III atoms, which makes it a good conductor with positive (hence the *p*) charge carriers called holes, *n*-type semiconductor is silicon doped with Group V atoms, which makes it a good conductor with negative (*n*) charge carriers which are electrons.

<sup>&</sup>lt;sup>2</sup>Temperature *T* is a measure of thermal energy *W*. According to Boltzmann's law, the "jiggling" energy of the atoms, which are locked into place in the crystal lattice of silicon, but can vibrate about their equilibrium positions, is given by W = kT, where *k* is Boltzmann's constant and is equal to  $k = 1.38 \times 10^{-23}$  J/K.

#### 142 Electronics and communications for scientists and engineers




FIG. 4.1 (a) The highly ordered, crystalline structure of the semiconductor silicon, showing silicon atoms held together by covalent bonds, (b) *n*-type doping creates free electrons, (c) *p*-type doping creates free holes.

almost be classified as a conductor,<sup>3</sup> albeit a poor one. For example, the intrinsic concentration of free electrons, at room temperature, in silicon is  $n_i = 1.5 \times 10^{16}$  electrons/m<sup>3</sup> (with an equivalent number of holes present as well). The  $n_i$  concentration is very small when compared to the density of atoms in silicon, which is  $5 \times 10^{28}$  atoms/m<sup>3</sup>. As the temperature increases, more electrons are freed and silicon becomes a better conductor. This very property leads to failure of semiconductor devices if temperature rises are not controlled by heat sinks or other means (with increased temperature, current and therefore  $l^2 R$  losses increase, which in turn leads to further increases of temperature).

It is interesting to observe that conduction is by electrons and by positively charged carriers, called holes, which are created when a bond is broken and an electron is freed (commonly referred to as *production of a hole–electron pair*). This leaves behind a vacancy or a hole. Another electron from some adjacent broken bond can jump into the hole and fill the vacancy, leaving a hole somewhere else (commonly referred to as *elimination of a hole–electron pair by recombination*). The hole therefore travels and acts as a positively charged particle with an equivalent mass and velocity. We noted in the previous paragraph the electron concentration  $n_i$ . An equivalent concentration of holes exists in silicon at room temperatures, i.e.,  $n_i = p_i$ , where  $p_i$  is the intrinsic hole concentration.

To put silicon conduction on a quantitative basis, let us restate Ohm's law Eq. (1.7), valid at any point inside a material. To obtain the point relation, we must use densities such as electric field *E* and current density *J* instead of voltage *V* and current *I*. If we

<sup>&</sup>lt;sup>3</sup>Hence the name *semiconductor*. Conductivity of silicon is somewhere between that of a good conductor and that of a good insulator (conductivity  $\sigma$  of Si is  $4 \times 10^{-4}$  S/m, whereas copper has  $\sigma = 5.7 \times 10^{7}$  S/m, and a good insulator such as porcelain has  $\sigma = 2 \times 10^{-13}$  S/m).

use resistance  $R = \rho(\ell/A)$ , given by Eq. (1.6), in Ohm's law, we obtain  $V = RI = \rho(\ell/A)$  *I*. Rearranging, we obtain  $V/\ell = \rho(I/A)$ , which can be expressed as  $E = \rho J$ , where electric field is in volts per meter and current density is in amperes per meter squared. This results in the commonly used point expression

$$J = \sigma E \tag{4.1}$$

where conductivity  $\sigma$  is the inverse of resistivity, i.e.,  $\sigma = 1/\rho$ . The conductivity in semiconductors can now be expressed in terms of the customary quantities, which are the carrier density *n*, the charge of the carriers (electronic charge  $e = 1.6 \times 10^{-19}$  coulombs (C)), and the carrier mobility  $\mu$ , which gives

$$J = e \left( n_i \mu_n + p_i \mu_p \right) E \tag{4.2}$$

The measured mobilities for silicon at room temperature are  $\mu_n = 0.135 \text{ m}^2/\text{V}\cdot\text{s}$  for electrons and  $\mu_p = 0.048$  for holes. We can see that holes are only one-third as mobile in silicon as are electrons, which is due to the heavier equivalent mass of holes.

#### Example 4.1

Determine the conductivity for intrinsic silicon (Si) at room temperature (300 K).

Since for intrinsic semiconductors,  $n_i = p_i = 1.5 \times 10^{16}$ , we have that  $\sigma = en_i \ (\mu_n + \mu_p) = 1.6 \times 10^{-19} \times 1.5 \times 10^{16} \ (0.135 + 0.048) = 4.4 \times 10^{-4} \ \text{S/m}.$ 

Hole travel in silicon is depicted in Fig. 4.2. Imagine a piece of silicon between two conducting plates which are charged by a battery of voltage *V*. An electric field thus exists between the plates and has a direction from right to left. Suppose an electron in silicon near the positive plate is freed. It will jump to the positive plate and leave a hole behind which is filled by an electron jumping in from a neighboring broken bond and so on. The result is that electrons move to the right (toward the positive plate) while the hole moves to the left (toward the negative plate). A current flows and is maintained as long as the battery has sufficient energy to maintain the potential *V* across the plates.




FIG. 4.2 Conduction by holes and electrons in silicon.

# 4.2.2 Extrinsic semiconductors

The ability to vary the conductivity of semiconducting material over a large range leads directly to many useful devices, including the diode and transistor. One way to increase the conductivity of an intrinsic semiconductor would be to heat it—neither practical nor desirable. However, there is a better way. The conductivity of a semiconductor can be substantially increased by adding some (typically 1 in 10 million) impurity atoms (called *dopents*) to the pure crystal structure. As the characteristics now depend strongly on the impurity content, we call it an extrinsic semiconductor as opposed to an intrinsic semiconductor, whose performance characteristics are dependent on a pure crystal. It may be surprising to find that even moderate doping decreases the resistivity by many orders.

# 4.2.3 *n*-type semiconductors

The atoms in silicon are arranged in a regular and highly ordered lattice. They are held in fixed positions by strong forces and only have limited movement (which increases with temperature) about their equilibrium positions. If we now replace some of the bound silicon atoms by atoms from Group V of the periodic table (phosphorus, arsenic, antimony—also known as *donor impurities*) which have a valence of 5, only four of the valence electrons will be used to complete the covalent bond with the nearby silicon atoms. The remaining electron, which is very loosely bound to the atom, becomes a free electron and is available for conduction, *n*-type doping is shown in Fig. 4.1b. During conduction, i.e., when current flows, the extra electron leaves the pentavalent atom, leaving behind a positively charged ion. Another electron from a nearby impurity atom will then jump in and neutralize it again (note that the semiconductor must be overall and pointwise neutral-otherwise strong electrostatic forces would exist which would destroy the semiconductor material). The continual jumping of the extra electrons, which are referred to as majority carriers, is the primary conduction mechanism in *n*-type doped semiconductors.

A small number of free holes also exist in n-type semiconductors and are called minority carriers. They are created when bonds are broken by thermal agitation of the lattice atoms, similar to electron-hole creation in intrinsic semiconductors. Their contribution to current flow is insignificant in comparison to that of the majority carriers.

# p-type semiconductors

Replacing some Si atoms with atoms from Group III (boron, gallium, indium—also known as *acceptor impurities*), which have three valence electrons, will create a *p*-type material. Because four valence electrons are required to form and complete all adjacent electronpair bonds, a hole is created by the missing bond. A hole can be considered a positive charge which can diffuse or drift through a crystal. This becomes important when an external voltage is applied across the semiconductor, creating an electric field inside the semiconductor which then acts on the holes, causing them to move. The resultant current in *p*-type material is thus primarily by positive charges,<sup>4</sup> which are also referred to as majority carriers, *p*-type doping is illustrated in Fig. 4.1c.

A small number of free electrons also exist in p-type semiconductors and are called minority carriers. They contribute insignificantly to current.

# 4.2.4 Conduction in doped semiconductors

Typical impurity concentrations are  $N = 10^{22}$  donor or acceptor atoms/m<sup>3</sup>, which is seen to be much higher than the intrinsic concentration  $n_i$  or  $p_i$  at room temperature  $(n_i = p_i = 1.5 \times 10^{16} \text{ carriers/m}^3)$ . Since the impurity atoms provide free carriers, the total number of free carriers in doped semiconductors is  $n = N_d + n_i \approx N_d$  in donor materials and  $p = N_a + p_i \approx N_a$  in acceptor materials. An important relationship for doped semiconductors is  $np = n_i^2$ ; that is, the product of electrons and holes in doped silicon is equal to electrons squared (or holes squared) in pure silicon. The implication of this relationship (which we are not going to derive as it involves Boltzmann statistics, Fermi levels, and so on) is that increasing the majority carriers by increasing the doping level will decrease the minority carriers proportionally. Hence for a doping level of  $10^{22}$ , the minority concentration reduces to  $(1.5 \times 10^{16})^2/10^{22} = 2.25 \times 10^{10}$ , which is substantially less than the intrinsic level of carriers  $n_i$ . We conclude that in doped silicon, conduction is primarily by the impurity carriers. Hence the conductivity for *n*-type semiconductors is

$$\sigma = e \left( n \mu_n + p \mu_p \right) \approx e N_d \mu_n \tag{4.3}$$

and for *p*-type semiconductors it is

$$\sigma = e \left( n \mu_n + p \mu_p \right) \approx e N_a \mu_p \tag{4.4}$$

#### Example 4.2

(a) Find the conductance of arsenic-and indium-doped silicon if the doping level is  $10^{22}$  atoms/m<sup>3</sup>. (b) Find the resistance of a cube of the above material if the cube measures 1 mm on a side.

(a) Arsenic results in *n*-type material with a conductivity from Eq. (4.3) as  $\sigma = eN_d\mu_n = (1.6 \times 10^{-19})(10^{22})(0.135) = 216 \text{ S/m}$ . Indium results in *p*-type material with a conductivity from Eq. (4.4) as  $\sigma = eN_d\mu_p = (1.6 \times 10^{-19})(10^{22})(0.048) = 76.8 \text{ S/m}$ . We see that the doped semiconductor has a conductivity that is larger by a factor of almost a million when compared to the conductivity of intrinsic silicon ( $\sigma_i = 4.4 \times 10^{-4}$  from Example 4.1).

<sup>4</sup>As pointed out before, hole motion takes place when a neighboring electron jumps in to fill an existing hole, which in turn creates a new hole. As this process repeats, a hole moves in the direction of the electric field and toward the negative end of the semiconducting material. The main point is that there is a current which is due to motion of positive charge carriers. In that sense Benjamin Franklin is vindicated: current flow is by positive charges, which he postulated not knowing at that time that electrons are the charge carriers in metallic conductors.

(b) Ohm's law gives resistance as  $R = \rho(\ell/A)$ , where  $\rho$  is resistivity (=1/conductivity),  $\ell$  is the length of a material along which the current flows, and *A* is the cross-sectional area through which the current flows. Hence for the *n*-type material,  $R = (1/216 \text{ S/m}) (0.001 \text{ m}/(0.001 \text{ m})^2) = (0.0046 \Omega \text{ m})(1000 \text{ m}^{-1}) = 4.6 \Omega$ . For *p*-type material we obtain  $R = 12.9 \Omega$ . We see that *n*-type material is a better conductor than *p*-type, which is a direct consequence of the higher mobility of electrons than of holes.

In conclusion we can state that even a small concentration of impurities (a doping level of  $10^{22}$  atoms/m<sup>3</sup> is still very small in comparison to the density of atoms in silicon, which is  $5 \times 10^{28}$  atoms/m<sup>3</sup>) can dramatically increase the conductivity of a semiconductor. The fact that electrons move about the crystal faster than holes by a factor of 0.135/0.048 = 2.8 makes *n*-type material more desirable in high-speed devices, which we will discuss further when considering *n*-channel FETs and *npn* transistors.


# 4.3 pn-junction and the diode-junction and the diode

Consider a rod of silicon in which the doping during manufacture is suddenly changed to make half the rod p-type and the other half n-type, as shown in Fig. 4.3a. We now have a pn-junction in the middle of the rod. Let us examine the charge distribution near the junction.

In Fig. 4.3a we represent the fixed or immovable lattice atoms as ions (circled minuses or pluses), each accompanied by one hole or electron (uncircled pluses or minuses) to preserve charge neutrality. The uncircled quantities (holes and electrons) are the free-charge carriers which, when in motion, constitute an electric current. Near the junction, the charge distribution as shown in Fig. 4.3a is unstable and can exist only for a very brief time during manufacture of the junction. The free charge on opposite sides of the junction will immediately combine<sup>5</sup> with the result that the charge distribution looks like that shown in Fig. 4.3b. If we plot the charge density  $q_v$  (C/m<sup>3</sup>) along the rod, we find that in the *p*-region near the junction we have uncovered negative acceptor ions, and across the junction, positive donor ions. These ions are part of the atomic lattice and cannot move. But what they do is prevent further free-charge motion because the holes in the *p*-region now see positive charge across the "border" and are not inclined to move into the *n*-region. Similarly, electrons in the *n*-region are not attracted to the negative charges across the junction. This is the charge distribution in every new, unconnected diode after its manufacture.

Immediately below the graph for charge density in Fig. 4.3b, we plot the electric field *E*, which is obtained from the differential form of Gauss' law, that is,  $dE/dx = q_{\nu}/\varepsilon$ , where the derivative with respect to *x* is along the axis of the silicon rod and  $\varepsilon$  is a constant

<sup>&</sup>lt;sup>5</sup>When opposite charges combine, they annihilate each other with a release of energy. It is as if a small current flowed for a brief time. The energy release can be visible light as it is in LEDs (light emitting diodes), which can emit continuous green, red, or any other colored light from a diode junction, provided a continuous diode current flows which supports a continuous combination of electrons and holes at the junction.



**FIG. 4.3** (a) Unstable free-charge distribution in a new junction, (b) Stable charge distribution in a *pn*-junction with graphs of charge density, electric field, and potential. The bottom graph shows the equality of drift and diffusion current in the junction of an unconnected diode.

(the permittivity of silicon). Hence the charge density variation is proportional to the slope of the electric field, or conversely the *E*-field is proportional to the integration of the charge density ( $E \propto \int q_v dx$ ). The negative *E*-field means the *E* is pointing in the negative *x* direction (from right to left, or from the positive ions in the *n*-region to the negative ions in the *p*-region). Hence, as concluded in the previous paragraph, the *E*-field in the junction opposes motion of majority carriers but supports motion of minority carriers, of which there are only few (electrons in the *p*-region and holes in the *n*-region). It appears that life is getting complicated: we now have four currents in the junction, majority current (referred to also as diffusion current) by holes and electrons, and minority current (referred to as drift current) by holes and electrons. Fortunately, in most practical situations we can ignore drift current as being negligible, although it greatly aids in the understanding of the *pn*-junction. Immediately below the *E*-field graph, we plot also the variation of the potential or voltage field *V* across the junction. Using Eq. (1.3), E = -dV/dx, which states that the *E*-field is equal to the negative rate of change of *V*, (or conversely,  $V = -\int E dx$ ). We observe that the *V*-field increases when moving from the *p*-region to the *n*-region. This only confirms the unwillingness of holes to move from the *p*-region to a region with a higher positive potential. Similarly for electrons from the *n*-region, they are repelled by the more negative potential of the *p*-region. But more importantly, we have now obtained the potential jump  $V_o$  across the junction, which is 0.7 V for silicon (0.2 V for germanium). Recall, in the previous chapter, we stated that a diode, under forward bias, has a contact potential or offset voltage of 0.7 V which must be exceeded before the diode will conduct. It should now be clear that this voltage is due to the internal electric field in the depletion zone.<sup>6</sup>

The region near the junction is called a depletion region or a depletion zone since it is depleted of all free carriers. In that sense it is a nonconducting region—a thin insulating sheet between the *p*- and *n*-halves of the silicon rod. We will now show that action within this zone is the key point in understanding diode and transistor action: under forward bias the diode conducts as the depletion zone will be flooded with free charge carriers, whereas under reverse bias the diode becomes an open circuit as the depletion zone will be even more devoid of carriers, i.e., the depletion zone will be enlarged. Let us now elaborate.


## 4.3.1 Forward bias

If we connect a battery of voltage *V* across the *pn*-junction with the positive of the battery on the *p*-side of the junction (*p* to *p*) and the negative to the *n*-side (*n* to *n*), as shown in Fig. 4.4a, the battery will inject holes into the *p*-region and electrons into the *n*-region.<sup>7</sup> This is referred to as forward-biasing a *pn*-junction. The effect will be that the junction is now flooded with carriers. The electrons and holes will diffuse across the junction in response to the lowered junction potential (which is now  $V_o - V$ ) and recombine.<sup>8</sup> As a result a large majority current (diffusion current) flows in the circuit composed of the

<sup>6</sup>A question can now arise: can we use a pn-junction as a current source? For example, if we connect a resistor or even a short (zero resistance wire) across a diode, will a current flow? The answer is no, because diffusion current due to majority holes equals drift current due to minority holes (these two currents are in opposite directions). Similarly, majority diffusion current due to electrons equals minority drift current due to electrons. The result in no net current flow. Again we should note that drift current is a motion (caused by the electric field of the junction) of thermally generated minority charges, whereas diffusion current is a motion of majority charges across the junction because of their large concentrations on both sides (it is similar to two gases in separate volumes diffusing when released into one volume). It is only the thermally more energetic majority carriers that will have a chance to overcome the opposing charge barrier and diffuse across the junction, balancing the thermally generated minority contact potential  $V_o$  when a short is placed across the pn-junction. Think of it this way: instead of the shorting wire, imagine the p-end and the n-end are bent upward until they touch. We have now created a new pn-junction whose contact potential  $V_o$  is equal and opposite to that of the original junction. Hence, there is no net potential around the loop, and therefore no current.

<sup>7</sup>Actually the battery will cause an excess of electrons on the *n*-side and a deficiency of electrons on the *p*-side which can be considered as an excess of holes.

<sup>8</sup>Solid-state physics tells us that at the junction V cannot exceed  $V_o$  (hence junction voltage  $V_o - V$  remains positive) even if the externally applied V is larger than  $V_o$ .



**FIG. 4.4** (a) Forward-biasing a junction will dramatically increase majority carriers and hence majority current, (b) Reverse-biasing depletes the junction completely, leaving only the minority current  $I_o$ .

*pn*-junction and battery as long as the battery has sufficient energy to maintain this current. Populating the depletion zone with an abundance of carriers changes it to a conducting region; we show this pictorially in the cutout of Fig. 4.4a in which a forward-biased diode (first picture) is shown as a short (second picture). In the cutout we used the diode symbol  $(- \triangleright \vdash)$  to represent the *pn*-junction.

This is the fundamental mechanism by which a diode, which acts as an on–off switch, can be in the on-mode. It can switch between these two modes very fast—on the order of nanoseconds. Incidentally, the minority current is by-and-large unaffected by any outside voltage V that is placed on the *pn*-junction—the few minority carriers that are generated by thermal energy are subject to the internal junction potential (reduced or increased by V) and drift across the junction.

### 4.3.2 Reverse bias

A battery connected such that the plus of the battery goes to the *n*-side and the minus goes to the *p*-side of a *pn*-junction, as shown in Fig. 4.4b, will cause electrons and holes to be repelled further from the junction, greatly increasing the depletion zone. A reverse bias increases the contact potential to  $V_o + V$  at the junction, thus increasing the barrier height for majority carriers. The effect is to introduce an insulating region between the *p*- and *n*-sides through which no current can flow. After all, what is an insulator? It is a region devoid of free charge carriers. We refer to this in the cutout of Fig. 4.4b where a reverse-biased diode is shown to act as an open circuit.

The *pn*-junction would be an almost ideal diode, i.e., a voltage-controlled on–off switch, were it not for the small minority drift current which is present under forward or reverse bias. Hence, under reverse bias, the diode is not an open circuit, but the small drift current, usually referred as *reverse saturation current I*<sub>o</sub>, which is the only current present under reverse bias, gives the diode a finite but large resistance (many megaohms). The drift current is small, typically  $10^{-12}$  A for Si and  $10^{-6}$  A for Ge; this fact alone has made silicon the preferred material over germanium for diodes and transistors.

# 4.3.3 Rectifier equation

We are now ready to derive a quantitative relationship for current in a *pn*-junction. This relationship is better known as the *diode equation*. For reverse bias, a very small drift current, the reverse saturation current  $I_o$ , flows across the junction, as the majority diffusion current is blocked by the reverse bias. According to Boltzmann's law, the reverse saturation current is given by  $I_o = K \exp(-eV_o/kT)$ , where *K* is a constant depending on junction geometry and *k* is *Boltzmann's constant* ( $k = 1.38 \times 10^{-23}$  J/deg K). However, for a forward bias voltage *V*, in addition to  $I_o$  the diffusion current is present in great strength, and according to Boltzmann's law is again given by  $I_d = K \exp(-e(V_o - V)/kT)$ . The diffusion and drift currents are opposite in direction, so that the total junction current is

$$I = I_d - I_o = K e^{-eV_o/kT} \left( e^{eV/kT} - 1 \right) = I_o \left( e^{eV/kT} - 1 \right)$$
(4.5)

The total junction current *I* is the sum of hole and electron currents, i.e.,  $I = I_h + I_e$ , where the expressions for  $I_h$  and  $I_e$  are the same as Eq. (4.5). For example, hole current is the difference between hole diffusion and hole drift current, that is,  $I_h = I_{h,d} - I_{h,o}$ , and similarly for electron current,  $I_e = I_{e,d} - I_{e,o}$ .

We can check the above equation at room temperature ( $T = 68 \text{ }^\circ\text{F} = 20 \text{ }^\circ\text{C} = 293\text{K}$ ), when  $e/kT = 40 \text{ V}^{-1}$ . Eq. (4.5) then simplifies to

$$I = I_o \left( e^{40V} - 11 \right) \tag{4.6}$$

and (4.6) is known as the rectifier equation.

For example, without an external potential applied, i.e., V = 0, we find that I = 0, as expected. For reverse bias, when V < 0, Eq. (4.6) reduces to  $I \approx -I_{o}$ , as the exponential term is much smaller than unity (even for small voltages such as V = -0.1, the exponential




FIG. 4.5 The I-V characteristics of a pn-junction (diode current vs applied voltage).

term is  $e^{-4} = 0.02 \ll 1$ ). For forward bias, on the other hand, V > 0, the exponential term dominates, such that  $I \approx I_0 e^{40V}$  (even for a small voltage V = 0.1,  $e^4 = 55 \gg 1$ ). Fig. 4.5 shows a graph of the rectifier equation.

In Fig. 4.5 we do not show the breakdown region of a diode which occurs when the reverse bias voltage exceeds the specified maximum voltage, which for popular diodes such as 1N002, 1N004, and 1N007 is 100, 400, and 1000 V, respectively. For a graph including breakdown, refer to Fig. 3.1b.

A diode is thus not an ideal voltage-controlled on–off switch, but rather a device with much more current flow in one direction than in the other. A convenient way to check the state of a diode is to measure its forward- and reverse-biased resistance. Using an analog ohm-meter (which measures resistance by placing a small voltage across a device to be measured, reads the resultant current, and obtains resistance as the ratio of applied voltage and resultant current), we connect the leads of the ohm-meter to the diode and read the resistance. The leads are then reversed and the resistance read again. Typically, we will find for a small diode (1N4004) a forward resistance of several ohms and a backward resistance of many megaohms.

#### Example 4.3

If the reverse saturation current  $I_o$  for a silicon diode at room temperature is  $10^{-12}$ A, (a) find the current at biasing voltages of V = -0.1, 0.1, and 0.5 V. (b) Should the temperature of the diode rise by 30 °C, find the new currents for the same biasing voltages.

(a) At -0.1 V, (4.6) gives  $I = I_o (e^{-4} - 1) \approx -I_o = -10^{-12}$  A. At 0.1 V, (4.6) gives  $I = I_o (e^{4} - 1) \approx 55I_o = 55$  pA. At 0.5 V, (4.6) gives  $I = I_o (e^{20} - 1) = I_o 4.85 \times 10^9 = 0.49$  mA.

(b) If the temperature rises by 30 °C, the factor e/kT changes to e/kT (293/(293 + 30)) = 40(293/323) = 36.3. Hence  $I_o$  at the new temperature, using  $I_o = K \exp(-eV_o/kT)$ , gives  $I_o = 10^{-12} \exp V_o$  (40 - 36.3) =  $10^{-12} \exp 2.59 = 13.3 \times 10^{-12}$  A, where  $V_o = 0.7$  was used for

the contact potential. Using this formula tells us that the reverse saturation current increases by a factor of 13 when the temperature increases by 30 °C. We should now note that the use of the above formula for calculating changes in  $I_o$  when the temperature change is questionable. A widely accepted formula, based on extensive experimental data, is that  $I_o$  doubles for every 10° degrees increase in temperature. Therefore, a more accurate estimate of the new reverse saturation current would be  $I_o = 10^{-12} \times 8 = 8$  pA, since for a 30 °C rise the saturation current doubles three times, that is, the saturation current increases by a factor of 8.


Using this, we calculate the forward current at V = 0.1 V and at 50 °C to be  $I = I_o (e^{3.63}-1) = 8 \times (37.7 - 1) = 294$  pA, which is seen to be a large increase from 55 pA at room temperature.

Similarly at V = 0.5 V, we obtain  $I = I_o$   $(e^{36.3 \times 0.5} - 1) = I_0 e^{18.15} = 0.61$  mA, again an increase from 0.49 mA at room temperature.

# 4.4 *pn*-junction and the transistor

# 4.4.1 The bipolar junction transistor (BJT)

Now that we understand how a *pn*-junction operates, mastering transistors should be straightforward. Fig. 4.6 shows a *npn* and a *pnp* transistor, the majority current flow in each, and the circuit symbol for each transistor. We will refer to this transistor as a *bipolar junction transistor* (BJT)—bipolar because holes and electrons are involved in its operation (although for the most part we will ignore the contribution of the small minority current). Furthermore, the input region is referred to as the emitter, the center region as



**FIG. 4.6** (a) A *npn* transistor formed by two *pn*-junctions back-to-back with biasing batteries connected (top figure). The middle figure shows the flow of majority carriers and the bottom figure shows the circuit symbol of a transistor, (b) Similar figures for a *pnp* transistor.

the base, and the output region as the collector. In this type of transistor, we have two junctions with the input junction always forward-biased and the output junction always reverse-biased. The polarities of the batteries ensure correct biasing: for forward bias in the *npn* transistor, the battery  $V_{\text{EE}}$  has its negative terminal connected to the *n*-type emitter (*n* to *n*) and its positive terminal to the *p*-type base (*p* to *p*), whereas for the reverse-biased output junction, battery  $V_{CC}$  is connected *p* to *n* and *n* to *p*.

The bottom sketch in Fig. 4.6 represents the circuit symbol of a transistor. To differentiate between a *npn* and *pnp* transistor, we draw the arrow in the direction that a forwardbiased current would flow. At this time it might be appropriate to remind the student that thanks to Benjamin Franklin, the accepted tradition is that the direction of current is that of positive charge flow. The pictures for the *pnp* transistor, where holes are majority carriers, are therefore less complicated. For the *npn* transistor, on the other hand, the arrows for current and electron flow are opposite.

What basic principles are involved in transistor operation? First let us state that the emitter is expected to provide the charge carriers for transistor current; hence the emitter region is heavily doped (heavier doped regions are labeled with a + sign: n + in the npn transistor and  $p^+$  in the pnp transistor). For good transistor operation, the current  $I_e$  injected into the base by the forward-biased input junction should reach the collector almost undiminished.<sup>9</sup> To make sure that only a few charge carriers that arrive in the base region recombine with the oppositely charged carriers in that region, the base region is lightly doped and made very thin. This is depicted by the thin downward arrow in the middle sketch of Fig. 4.6, which represents the small base current  $l_b$ , due to recombination. We can now summarize differences in diodes and transistors by stating:


- Diode: large recombination at forward-biased junction.
- *Transistor*: small recombination at forward-biased emitter junction because center region is thin ( $\approx 10^{-6}$  m) and lightly doped-hence most majority carriers from the emitter do not recombine in the base region but proceed to the collector region where they are once more majority carriers.

#### The grounded-base transistor

The majority current—electrons in the *npn* transistor and holes in the *pnp* transistor—"arrives" in the collector region as  $I_c$ . The efficiency of charge transport from emitter to collector is given by the factor  $\alpha$ , such that

$$I_c = \alpha I_e \tag{4.7}$$

<sup>9</sup>If this is the case ( $l_c = l_e$ ), there can be no current amplification, but we have the possibility for voltage and power amplification as the same current that flows through the low-resistance, forward-biased input (emitter) junction, also flows through the high-resistance output (collector) junction. This output current, therefore, represents a greater amount of power than the controlling signal. In this way the transistor is capable of amplifying.



**FIG. 4.7** (a) Typical collector characteristics of a *pnp* transistor in the grounded-base configuration. (b) Typical collector characteristics of a *npn* transistor in the grounded-emitter configuration.

Fig. 4.7a shows a circuit to measure the collector current of a transistor in a groundedbase configuration (like that shown in Fig. 4.6). We see that varying  $V_{cb}$  has very little effect on  $I_c$ ; the collector curves are straight and uniformly spaced with little new information essentially confirming that  $\alpha$  is near unity ( $\alpha \approx 0.99$ , i.e., collector current is nearly equal to emitter current). The grounded-base transistor with emitter/collector as input/output terminals does not amplify current and is used only occasionally in special situations. Similarly, a transistor with its collector grounded has special properties that are occasionally useful.

#### The grounded-emitter transistor

In electronic circuits, the most widely used configuration is the grounded emitter, shown in Fig. 4.7b. Since  $I_b$  is now the input current, current amplification is now possible (note that typically  $I_b \ll I_e$ ). For this case, the current gain  $\beta$  is a more useful parameter than  $\alpha$ . It is obtained by summing the currents into the transistor,  $I_e = I_b + I_c$ , and then substituting for  $I_e$  using Eq. (4.7), which gives  $I_c/\alpha = I_b + I_c$  and finally  $I_c = (\alpha/(1 = \alpha)) I_b$ . Thus, the desired relationships are

$$I_c = \beta I_b \tag{4.8}$$

and

$$\beta = \frac{\alpha}{1 - \alpha} \tag{4.9}$$

where for most transistors  $\beta$  has a value between 50 and 1000. With  $\beta$  known or read off of the collector characteristics, Eq. (4.8) is a frequently used expression in electronics.

Fig. 4.7b shows typical collector characteristic curves. We can see that once  $V_{ce}$  exceeds about 1 V, the collector curves become straight and almost independent of  $V_{ce}$ , that is, further increases in  $V_{ce}$  have little effect on the collector current  $I_c$ , which remains constant for a given  $I_b$ . The straight, horizontal curves suggest that the transistor acts as a constant current source. The output current  $I_c$  (in mA) can be varied by the much smaller input current  $I_b$  (in  $\mu$ A). Hence, not only do we have a possibility of large current amplification  $(I_c/I_b)$ , but the base current  $I_b$  controls the output current  $I_c$ , i.e., when  $I_b$  increases,  $I_c$ increases and similarly when  $I_b$  decreases. Therefore, the grounded-emitter transistor acts as a current-controlled current source.

Finally, we should keep in mind that the voltage drop across the forward-biased input junction must be at least  $V_{be} = 0.7$  V for a silicon transistor to be on and the biasing battery  $V_{BB}$  must be able to develop this voltage. Once the base-emitter junction exceeds 0.7 V by even a small amount, base current  $I_b$  increases rapidly as shown by the forward-biased part of Fig. 4.5 (to apply this figure to this situation, assume the vertical axis is  $I_{br}$  and the horizontal axis is  $V_{be}$ ). Thus, when the transistor is used as an amplifier and the input current varies over a typical range (10–1), the base-emitter voltage varies only little about 0.7 V. These concepts will become clearer when we consider transistor amplifiers.

There is no significant difference in the operation of *npn* and *pnp* transistors, except for the change in battery polarities and the interchange of the words "positive" and "negative," and "holes" and "electrons." In practice, however, *npn* transistors dominate as electrons respond faster to signals than the heavier holes which are the majority carriers in *pnp* transistors. For both types of transistors, we have ignored the contribution of the small minority current as the reverse saturation current  $I_o$  is only a small part of the collector current  $I_c$ .

#### Example 4.4

Using the collector characteristics of the grounded-emitter transistor shown in Fig. 4.7b, determine the current gain  $\beta$  for this transistor.

Using the upper region of the graphs, we calculate the current gain as  $\beta = \Delta I_c / \Delta I_b = (15.5 - 13) \text{ mA} / (150 - 120) \mu \text{A} = 83.3$ . If we use the lower region we obtain  $\beta = (3 - 1.5) \text{ mA} / (25 - 0) \mu \text{A} = 60$ , showing that the transistor is not as linear as it appears from the graphs. If in some electronic circuits, transistor operation is confined to a small region of the graphs, knowing the appropriate  $\beta$  can be important.

# 4.4.2 The field effect transistor (FET)

A second class of transistors exists, known as *field effect transistors*. Even though they are simpler in concept, they were invented after the bipolar transistor. Unlike the BJT, which is a current amplifier (with significant current flow in the input loop), the FET is basically a voltage amplifier, i.e., the controlling parameter at the input is a voltage (with practically no current flow in the input loop). In that sense, the FET is analogous to the vacuum tubes of olden days, which also were voltage amplifiers.

Fig. 4.8a shows a cross section of a basic FET. We start with a rod of *n*-type material and surround it by a ring of *p*-type material. The ends of the rod are referred to as drain and source, and the ring as a gate. If a battery  $V_{DD}$  is connected across the ends of the rod, current  $I_d$  will flow, because the rod acts as resistor of resistance  $R = \rho \ell / A$ , where  $\rho$ ,  $\ell$ , and A are the resistivity, length, and cross-sectional area of the rod. Now, unlike in the BJT, we reverse-bias the input junction by connecting a biasing battery  $V_{GG}$  as shown




FIG. 4.8 (a) *n*-channel junction FET. (b) Modern *n*-channel FET. (c) Circuit symbol for a FET. (d) Current-voltage characteristics (drain characteristics) of a typical *n*-channel FET.

(*n* to *p* and *p* to *n*). The reverse-biased junction will create a nonconducting depletion region between the *n*-channel and the *p*-type ring, effectively decreasing the width of the channel, i.e., decreasing the cross-sectional area A through which current  $I_d$  can flow. As a matter of fact if the negative gate voltage  $V_{gs}$  is sufficiently large it can completely pinch off the channel, so no drain current flows; this voltage is appropriately known as the gate cutoff voltage  $V_{gs (off)}$  or pinch-off voltage  $V_p$  (approximately -5 V in Fig. 4.8d). A signal voltage applied to the reverse-biased input junction is therefore very effective in controlling the flow of majority carriers through the channel. We conclude that a FET acts as a variable source-drain resistor that controls the output current in sync with the input signal. Furthermore, as the applied input signal does not need to deliver any power to the reverse-biased input circuit (input gate resistance is many megaohms), a large voltage and power gain is possible. Fig. 4.8b depicts a modern, small-package FET, fabricated by diffusing multiple layers of differently doped silicon. The circuit symbol for a FET is given in Fig. 4.8c (opposite arrow for a *p*-channel FET); note that the direction of the arrow is the direction of current flow of a forward-biased junction, which is consistent with the convention adopted previously for the BJT.

Fig. 4.8d shows the drain characteristics of an *n*-channel FET. Different *I*-*V* curves for  $V_{gs}$  ranging from to 0 to -4 V are obtained by varying  $V_{ds}$  from 0 to 20 V for each curve. We can use the "knee" in the curves to distinguish two different regions, the ohmic region and the saturation region where the curves become flat and horizontal, signifying that the transistor acts as a voltage-controlled current source (this is the normal operating region for a transistor and is often referred to as the on-region).<sup>10</sup>

Ohmic region ( $V_{ds} < 4$  V). This is the region in which the FET acts as a variable resistor and obeys Ohm's law, that is, the *I*-*V* curves become less steep as the negative bias on the gate increases, indicating that the resistance of the channel increases. For example, for  $V_{gs} = 0$  V, the slope of the curve gives a resistance  $\Delta V/\Delta I = 4 V/10$  mA = 400  $\Omega$ . For  $V_{gs} = -3$  V, the channel is pinched off more and we obtain  $\Delta V/\Delta I = 4$  V/1.5 mA = 2667  $\Omega$ . For small drain–source voltages, the channel current is thus effectively controlled by an applied gate voltage.

Saturation region or constant current region (4 V <  $V_{ds}$  < 20 V). This region is more tricky to explain. First, we must realize that  $V_{ds}$  also reverse-biases the junction. For example, with  $V_{gs} = 0$  V, that is, with the gate shorted to source,  $V_{DD}$ , as shown in Fig. 4.8a, puts the positive battery terminal on the *n*-channel and the negative battery terminal on the *p*-type collar (*p* to *n* and *n* to *p*, implying reverse bias). Next we observe that the voltage which is placed by the battery across the *n*-channel rod varies from  $V_{DD}$  at the drain to 0 V at the source. This being the case, the *n*-channel near the drain is more reverse-biased than near the source, which explains the nonuniform (more pinched off near the drain) depletion zone within the channel. Looking again at the curve for  $V_{gs} = 0$ 

<sup>&</sup>lt;sup>10</sup>Note that in the case of a *p*-channel FET, for the *pn*-junction formed by the gate and *p*-channel to be reverse-biased, the gate-source voltage  $V_{gs}$  must vary from zero to positive values.

in Fig. 4.8d, we find that as  $V_{ds}$  increases from 0 V, the current  $I_d$  increases to about 7 mA as if the channel had a constant resistance; the channel width then decreases until it is almost pinched off at about 5 V. At this voltage the current is about 9 mA, and further increases of  $V_{ds}$  up to 20 V increase  $I_d$  only little. The reason for current leveling off in the saturation region is that even though voltage increases, the channel is further pinched (resistance increases), keeping the current at approximately 9 mA.

For each of the remaining curves ( $V_{gs} = -1$ , -2, -3, and -4 V) the current saturates at progressively lower values (about 6.5, 4, 1.5, and 0.5 mA) because each negative gate-source voltage places additional reverse bias on the *pn*-junction. Thus at  $V_{gs} = -4$  V, the channel is already sufficiently pinched that a  $V_{ds}$  increase from 0 V to only 1 V pinches the channel off at about 0.5 mA. Further increase of  $V_{ds}$  does not increase the saturated current. We conclude that at  $V_{gs} = -4$  V and for  $V_{ds} > 1$  V, the transistor acts as a constant current source of magnitude  $I_d = 0.5$  mA, i.e., a constant current source is turned on at  $V_{ds} \approx 1$  V.

In conclusion, we observe that there are two types of totally different pinch-offs, one due to negative gate voltage  $V_{gs}$  which can pinch off the channel completely so  $I_d = 0$ , and the second due to drain-source voltage  $V_{ds}$  which limits the current to the value at the "knee" of the  $I_d$ - $V_{ds}$  curves; that is, this pinch-off allows a steady current flow at the saturation level in the channel but does not allow further increases beyond that level (this pinch-off voltage is denoted by the dashed curve in Fig. 4.8d). The  $V_{ds}$  pinch-off determines the normal operation range (saturation region) for a transistor which is between the  $V_{ds}$  pinch-off voltage and 20 V (see Fig. 4.8d); in other words, we can say that at the  $V_{ds}$  pinch-off voltage or larger, the transistor is "on." We can now define a pinch-off voltage  $V_p$  as the sum of gate voltage and drain voltage,  $V_p = V_{gs} - V_{ds}$ .

For the *n*-channel FET shown in Fig. 4.8d,  $V_p \approx -5$  V (note that  $V_{gs}$  is negative but  $V_{ds}$  is positive for an *n*-channel FET). Drain current in the saturation region can be approximated by

$$I_d = I_{dss} \left( I - V_{gs} / V_p \right)^2$$
(4.10)

where  $I_{dds}$  is the saturation current when  $V_{gs} = 0$  V (about 9 mA for Fig. 4.8d).

For the BJT, an important factor was the current gain  $\beta$ . A similar factor for the FET is the *transconductance*  $g_m$ , defined by

$$g_m = \Delta I_d / \Delta V_{\rm gs} \tag{4.11}$$

which is equal to a change in drain current caused by a change in gate voltage at some specified value of  $V_{ds}$ . For example, using the central region of Fig. 4.8d we obtain

$$g_m = \frac{(6.5 - 5)\text{mA}}{(-1 - (-)1.5)\text{V}} = 3 \cdot 10^{-3}\text{S}$$

which is a typical value for FETs. The effectiveness of current control by the gate voltage is given by  $g_m$ : the larger the  $g_m$ , the larger the amplification that a transistor can produce.

## 4.4.3 Transfer characteristics

An alternative to drain characteristics for describing the electrical properties of a FET is by transfer characteristics, which are  $I_d$ - $V_{gs}$  plots obtained by applying Eq. (4.10). They compare variations in drain current to corresponding variations in gate voltage. The slope gives  $g_m$ , which is a measure of the transistor's control ability—larger values correspond to larger amplification. Fig. 4.9 shows the transfer characteristic of a FET for which the drain characteristics of Fig. 4.8d apply. The curve is parabolic, reflecting the square-law nature of Eq. (4.10). Note that the transfer curve corresponds to the saturation region (or the on-region) of Fig. 4.8d.

## 4.4.4 Other types of FETs

There are two different field effect transistors. One is the *junction FET*, usually denoted as JFET, which is the type that we have been considering and which always has a negative gate voltage if the FET is *n*-channel. The other is the *metal-oxide-semiconductor FET* (MOSFET), of which there are two types: *depletion-mode* (DE MOSFET) and *enhance-ment-mode*. The DE MOSFET is electrically similar to the JFET, except that the gate voltage  $V_{gs}$  may be of either polarity. The enhancement-mode MOSFET operates generally with a positive  $V_{gs}$  if it is *n*-channel. Besides the flexibility in gate voltage polarity offered by the different FETs, perhaps the greatest advantage of the MOSFET is its practically infinite input resistance (it can be as high as  $10^{15} \Omega$ ), allowing only a trickle of electrons to activate the device, i.e., requiring practically no power from the input signal.

As observed for the BJT where *npn*'s predominate, most FETs in use are *n*-type, as the lighter electrons respond faster than holes, allowing faster switching in digital systems and higher frequency response in analog amplifiers. Furthermore, FETs have an advantage over BJTs in integrated circuits where high element density, low-power requirements, and FETs functioning as capacitors and resistors are important.




FIG. 4.9 Transfer characteristic of an n-channel FET.

# 4.5 The transistor as amplifier

In the introduction to the first chapter, we stated that an amplifier is a device which consists of interconnected transistors, resistors, inductors, and capacitors. Having studied RLC circuits and active elements such as transistors, we are ready to integrate the active and passive elements into an amplifying device. In electronics, the primary purpose of an amplifier is to amplify a signal to useful levels (say 1–10 V), considering that the amplifier input is usually from feeble devices such as transducers, microphones, antennas, etc., which normally produce signals in the micro- or millivolt range. Signals in the  $\mu$ V range, besides needing amplification, are also easily interfered with by noise. Once the signal is in the volt range, it can be considered immune to noise and other disturbing signals and is ideally suited to control other devices such as waveshaping circuits and power amplifiers. In the case of power amplifiers which are able to deliver hundreds or thousands of watts, a large controlling voltage is needed at the input.

If we are treating an amplifier as a fundamental unit, it is not by accident. Once we have an amplifier, we can make many other devices with it. For example, an oscillator is simply an amplifier with feedback.

## 4.5.1 Elements of an amplifier

Fig. 4.10 shows the three basic elements of an amplifier: an *active element* (transistor), a *resistor*, and a *DC power supply* such as a battery. A signal to be amplified is placed at the control electrode and the amplified output is taken across the series combination of resistor and battery. The battery, which is the source of energy for the amplifier (and the amplified signal), causes a current *I* to flow in the output loop. The input voltage which controls current *I* will add variations to the current *I*. We have now a varying voltage across the resistor which mimics the varying input voltage—what remains to be shown is that it is an amplified trace of the input voltage. Note that the polarity of the *IR* voltage drop across the resistor is opposite to that of the battery voltage  $V_{\rm B}$ . Hence, the output voltage  $V_o$ ,




FIG. 4.10 The components of a basic amplifier are an active element which has a control electrode, a resistor, and a battery.




FIG. 4.11 A small AC signal at the input of a two-stage amplifier. The amplified signal at selected points in the amplifier is shown.

which is the difference between the varying voltage across R and the constant battery voltage, can range only between 0 and  $V_{\rm B}$  volts. A resistor in series with a battery is a combination that is frequently used in electronic circuits. It is a convenient way to develop an output voltage and at the same time supply power to the circuit.

A typical amplifier is made up of several amplifying sections that are needed to produce a large gain that one section alone cannot provide. Fig. 4.11 shows the input and output voltages for a two-stage amplifier. We start with a small AC signal at the input and realize a greatly amplified copy of it at the output. Before we can simply cascade two amplifiers of the type shown in Fig. 4.10, we need a DC blocking capacitor C between amplifier stages and at the output, as shown in Fig. 4.11. The purpose of C is to strip off the DC component in a signal containing AC and DC, which is important when only the information-carrying part (AC) is desired at the output of each stage. But another important function of C is to block the large DC supply voltage from reaching the control electrode. For example, in the beginning stages of an amplifier, transistors can be used that are very sensitive, meaning that input voltages can only be in the millivolt range. Since  $V_{\rm B}$  is usually much larger, it could saturate the following stage and keep it from operating properly (it could even damage or destroy it). In that sense, the blocking capacitor acts as a high-pass filter. The disadvantage of using a high-pass filter between stages is that in addition to blocking DC, low frequencies are also discriminated against—hence very low frequencies of the original signal will not be present in the amplified signal. Design engineers go to great length to avoid low-frequency loss, often resorting to the more expensive direct-coupled stages, thus avoiding interstage capacitors.

# 4.5.2 Basic design considerations

If we replace the active element in Fig. 4.10 by a *npn* transistor and connect to the input an AC signal  $v_s$  with a biasing battery  $V_{\text{EE}}$  in series, we have the circuit of Fig. 4.12. We call this




FIG. 4.12 A grounded-base amplifier, showing a signal voltage at input and amplified output voltage.

a grounded-base amplifier. The purpose of the battery  $V_{\text{EE}}$  is t0 forward-bias the transistor. The input voltage to the transistor is

$$V_{eb} = -V_{\rm EE} + v_s \tag{4.12}$$

To find what the correct voltage of the biasing battery ought to be, we reduce the signal voltage  $v_s$  to zero, which leaves only  $V_{\text{EE}}$  as the input voltage. A DC current  $I_e$  still flows in the output circuit, resulting in an output voltage

$$V_o = V_{\rm B} - I_e R_{\rm L} \tag{4.13}$$


A good design criterion is to choose a voltage for  $V_{\rm EE}$  that sets the output voltage at onehalf of the battery voltage  $V_{\rm B}$  when  $v_s = 0$ . With an input signal present again, the output voltage can now have equally large swings about  $\frac{1}{2}V_{\rm B}$  in the positive as well as the negative direction, thus allowing the largest input signal to be amplified before distortion of the amplified signal takes place. To see this, let us examine the variations in the output signal as the input signal varies. As  $v_s$  swings positively,  $V_{eb}$  becomes less negative (see Fig. 4.12), which means that the transistor is less forward-biased; less forward bias reduces the output current which means that the output voltage  $V_o$  swings positive ( $V_o$  can go as high as  $V_{\rm B}$ ). Now as v<sub>s</sub> swings negatively, the transistor is more forward-biased than with just voltage  $V_{\rm EE}$  alone and the output voltage swings negatively as the output current increases under the increased forward bias ( $V_o$  can go as low as zero). The output voltage is shown in Fig. 4.12; it is amplified and is in phase with the input voltage. It should be clear by now that setting the output voltage at  $\frac{1}{2}V_B$  with the biasing battery allows  $v_s$  to have the largest amplitude before distortion in  $V_o$  sets in. For example, if we increase the biasing voltage  $V_{\rm EE}$  such that the amplifier sits at  $\frac{1}{4}V_{\rm B}$ , the output voltage could only decrease by  $\frac{1}{4}V_{\rm B}$  on the downward swing, but could increase by  $\frac{3}{4}V_B$  on the upward swing. Hence, for a symmetric input signal, the output will be undistorted if the output voltage swings are confined to  $\pm \frac{1}{4}V_{\rm B}$ . The voltage range between  $\frac{1}{2}V_{\rm B}$  and  $V_{\rm B}$  is thus not utilized, which is not efficient.

Common-base transistors, which have a low input impedance and good voltage gain but no current gain, are used as special-purpose amplifiers. They are applicable when the driving source has a inherently low impedance and maximum power transfer is desired. For example, in mobile use, carbon microphones which are low-impedance devices ( $\approx 200 \Omega$ ) have frequently a common-base amplifier built right into the microphone housing.

The biasing considerations outlined above apply equally well to FET amplifiers.

## 4.5.3 The BJT as amplifier

The common-emitter configuration is the most widely used for amplifiers as it combines high gain with a moderately high input impedance. Fig. 4.13 shows a simple common-emitter amplifier and the transistor characteristics.



**FIG. 4.13** (a) A grounded-emitter amplifier, (b) Typical collector characteristics for a *npn* transistor. A load line obtained from the output circuit of (a) is superimposed.

As shown by the output characteristics ( $I_c$ - $V_{ce}$ ) in Fig. 4.13b, a transistor is a highly nonlinear device (although normal operation is in the flat portion of the curves, the so-called linear region). On the other hand, the external circuit elements which are connected to the transistor, like the load resistor and the battery, are linear elements. Interconnecting linear and nonlinear elements form a circuit that can be analyzed by Kirchhoff's laws. For example, in the output circuit of the common-emitter amplifier, summation of voltages around the loop gives

$$V_{\rm CC} - I_c R_{\rm L} - V_{ce} = 0 \tag{4.14}$$

Rearranging this equation so it can be plotted on the output characteristics of Fig. 4.13b which have  $I_c$  and  $V_{ce}$  coordinates, we obtain

$$I_c = V_{\rm CC} / R_{\rm L} - (1/R_{\rm L}) V_{ce} \tag{4.15}$$

This is an equation of a straight line<sup>11</sup> like that we plotted on Fig. 4.13b and we will refer to it from now on as a load line with slope  $-1/R_L$ . Superimposing the load line on the output characteristics in effect gives us a graphical solution to two simultaneous equations: one equation, belonging to the transistor, is nonlinear and is represented by the family of  $I_c$ - $V_{ce}$  graphs (too complicated to be represented analytically), and the other equation, belonging to the output circuit, is linear and is represented by Eq. (4.15). Where the family of transistor curves  $I_c$ - $V_{ce}$  intersect the load line determines the possible  $I_c$ ,  $V_{ce}$  values that may exist in the output circuit. Hence, transistor current and voltage may only have values which are on the load line. Obviously, an amplified output voltage can have values anywhere along the load line, from  $V_{ce} = 1$  V to 10 V, and an output current from  $I_c = 4$  mA to 0. The magnitude of the base current  $I_b$  will now determine where on the load line the amplifier will "sit" when there is no input signal, i.e., when it is not amplifying. We call this point the quiescent point, operating point, or simply Q-point. The voltage of the biasing battery  $V_{BB}$  will determine this point, and from our previous discussion it should be about halfway on the load line.<sup>12</sup>

At this time it is appropriate to consider what battery voltage, load resistor, load line, and *Q*-point should be chosen for good transistor operation. In the previous section on design considerations, we started to address some of these issues. If we have no other constraints, good transistor operation can be defined as optimal use of the operating region, which is approximately the area of the flat curves, i.e., the area between  $1 < V_{ce} < 10$  and  $0 < I_c < 4.5$  in Fig. 4.13b. To use this area optimally, we first pick a battery with voltage of  $V_{CC} = 10$  V; this pick determines one endpoint of the load line. The load resistor  $R_L$  should then be chosen such that the load line goes through the "knee" of the uppermost  $I_b$  curve

<sup>&</sup>lt;sup>11</sup>Remember from analytical geometry that the equation of a straight line is given by y = b + mx, with *b* for the *y*-axis intercept and *m* for the slope of the line.

<sup>&</sup>lt;sup>12</sup>For the amplifier to "sit" at the halfway point on the load line when  $v_s = 0$ , a biasing current of  $I_b = 5$  μA must be injected into the base. As small voltage changes in the forward bias of 0.7 V cause large changes in  $I_b$  (look at Fig. 4.5 near 0.7 V), a signal  $v_s$  present at the input is substantially amplified. We will also show in the next example that a self-bias circuit is more practical than one requiring a separate biasing battery  $V_{BB}$ .

and intersects the  $I_c$ -axis at the point  $V_{CC}/R_L$ . This intersection point determines  $R_L$  as  $V_{CC}$  is known. A proper load line therefore divides the operating region approximately in half. The choice of the *Q*-point is now obvious: it should be in the middle of the load line (in Fig. 4.13b at  $I_c = 2.4$  mA and  $V_{ce} = 5$  V, or roughly where the load line intersects the  $I_b = 5 \mu A$  curve).

Choosing a load line and picking a *Q*-point is referred to as DC design of an amplifier. It is an important part of amplifier design as it sets the stage for proper amplification of a varying input signal. Unless there are other considerations than those outlined above for good design, a poorly DC-designed amplifier can waste power and can lead to distortion. For example, a load line chosen to lie in the low part of an operating region indicates that a less powerful and less costly transistor would do—one for which the load line goes through the entire operating region.


Graphical AC analysis of the above amplifier gives a current gain as the ratio of output and input current

$$G = \frac{i_o}{i_i} = \frac{\Delta I_c}{\Delta I_b} = \frac{(3.2 - 1.5)\text{mA}}{(7 - 3)\mu\text{A}} = 425$$
(4.16)

where for a sinusoidal input variation, the output current  $i_o$  is the sinusoidal variation in collector current  $I_c$ ; similarly the input current causes the sinusoidal variation in  $I_b$  about the *Q*-point. These variations are sketched in on Fig. 4.13b for the values picked in Eq. (4.16). The current gain of a common-emitter amplifier, using representative collector characteristics for the *npn* transistor shown in Fig. 4.13b, is thus substantial.

## 4.5.4 DC self-bias design and thermal runaway protection

Consider the commonly used circuit shown in Fig. 4.14a. We have omitted the battery and only shown a 12 V terminal; it is assumed that a 12 V battery is connected between the terminal and ground. This is customary in electronic circuits as only one battery or one power supply is used to power all circuits in an electronic device. As shown in the figure, the biasing voltage is obtained from the common 12 V bus, thus eliminating the need for a separate biasing battery. The voltage divider circuit of  $R_1$  and  $R_2$  provides the voltage for forward bias of the *npn* transistor. For forward bias, the base voltage must be more positive than the emitter voltage by 0.7 V. Therefore  $R_{\rm F}$  is part of the biasing circuit as it raises the emitter voltage when collector current flows. As long as we can maintain the base 0.7 V more positive than the emitter, the transistor is properly biased. Furthermore, this ingenious arrangement of three biasing resistors also provides thermal runaway protection for the transistor: we know that as the temperature of silicon material increases, its resistance decreases, which in turn causes the current in the material to increase; the cycle repeats until the device is destroyed. Should this happen in the circuit of Fig. 4.14a, the additional voltage drop due to any increased current through  $R_{\rm E}$  decreases the forward-bias voltage, thus reducing the current through the transistor and stabilizing the circuit before any damage is done.



**FIG. 4.14** (a) Self-biasing transistor amplifier, (b) Thevenin's equivalent voltage divider, (c) DC equivalent circuit for setting the DC operating point, (d) Transistor collector characteristics. Load line and *Q*-point for the circuit of (a) are shown.

#### Example 4.5

Before a signal can be amplified the DC design must be completed, which we will now show for the grounded-emitter amplifier of Fig. 4.14a. The load line to be superimposed on the collector characteristics is obtained by applying Kirchoff's voltage law to the output loop in Fig. 4.14a, which gives the equation

$$I_{c} = \frac{V_{\rm CC}}{R_{\rm E} + R_{\rm L}} - \frac{1}{R_{\rm E} + R_{\rm L}} V_{ce} \tag{4.17}$$

As the values for  $V_{CC}$ ,  $R_E$  and  $R_L$  are assumed in the circuit of Fig. 4.14a, we can sketch in the load line on the output characteristics. All that remains now is to set the *Q*-point (operating point), which should be chosen to be in the middle of the load line, that is,  $I_b \approx 17 \,\mu$ A. To design a biasing circuit which will give that value, we proceed by first finding Thevenin's equivalent circuit for the voltage-divider biasing circuit. This is straightforward once we redraw the voltage divider as shown in Fig. 4.14b. Replacing the voltage divider in Fig. 4.14a by Thevenin's equivalent, we obtain the circuit in Fig. 4.14c, which is easier to analyze. For the input loop, we can now write

$$V_{\rm Th} = R_{\rm Th}I_b + V_{be} + R_{\rm E}I_c \tag{4.18}$$

where we have approximated the emitter current that flows through  $R_{\rm E}$  by the collector current, i.e.,  $I_e \approx I_c$ . The above equation, which has two unknown currents, can be further simplified by using design Eq. (4.8) for a BJT, which relates the two unknowns as  $I_c = \beta I_b$  to give the biasing base current as

$$I_b = \frac{V_{\rm Th} - V_{be}}{\beta R_{\rm E} + R_{\rm Th}} \tag{4.19}$$

This is the design equation for  $I_b$  to be used to fix the *Q*-point.  $R_{\rm Th}$  and  $V_{\rm Th}$  can be chosen by choosing  $R_1$  and  $R_2$ ,  $V_{be} \approx 0.7$  V for silicon-based transistors, and  $\beta$  can be obtained from the collector characteristics. Once  $I_b$  is determined,  $I_c$  and  $V_{ce}$  at the operating point can be found from  $\beta I_b$  and Eq. (4.17) or simply by reading off  $I_c$ ,  $V_{ce}$  values from the collector characteristics at the operating point. (Note that there is continuity between the amplifier of the previous section, Fig. 4.13a and Fig. 4.14c. Except for  $R_{\rm E}$ , they are the same if  $V_{\rm Th} = V_{\rm BB}$  and  $R_{\rm Th} = R_s$ .)

Let us now check the values given in Fig. 4.14a and verify that they do give the desired *Q*-point.  $V_{\text{Th}} = (4/(4+27)) \times 12 = 1.55 \text{ V}$  and  $R_{\text{Th}} = 4.27/(4+27) = 3.5 \text{ k}\Omega$ . The gain factor  $\beta$  is determined by finding the ratio  $\Delta I_c/\Delta I_b$  using the collector characteristics graphs. Thus near the top,  $\beta = \Delta I_c/\Delta I_b = (5.9 - 4.6)\text{mA}/(100 - 80)\mu\text{A} = 65$ , while near the bottom of the graphs  $\beta = (2 - 1)/(0.04 - 0.02) = 50$ . Since the operating point is in the bottom of the graphs, we use  $\beta = 50$  and obtain for  $I_b = (1.55 - 0.7)\text{V}/(50.1 + 3.5) \text{ k}\Omega = 16 \mu\text{A}$ , which gives us a *Q*-point near the middle of the load line. The collector current at the *Q*-point is  $I_c = \beta I_b = 50.16 = 0.8 \text{ mA}$  and the collector-emitter voltage using Eq. (4.17) is  $V_{ce} = V_{\text{CC}} - I_c (R_{\text{E}} + R_{\text{L}}) = 12 - 0.8 (1 + 6) = 6.4 \text{ V}$ . These values check with the values obtained by reading off  $I_c$ ,  $V_{ce}$  from the collector characteristics at the *Q*-point.

We can also check that the transistor has the correct forward bias. Using Fig. 4.14c, Kirchoff's voltage law for the input loop gives us  $V_{be} = V_{Th} - I_c R_E - I_b R_{Th} = 1.55 - 0.8 \times 1 - 0.016 \times 3.5 = 0.75$  V, which is sufficiently close to the correct biasing voltage. Note that the voltage drop across  $R_{Th}$  is negligible as the base current is so small; hence the biasing voltage is determined primarily by the voltage-divider action of  $R_1 R_2$  and the voltage drop across the thermal-runaway protection resistor  $R_E$ . The self-bias circuit therefore injects the correct biasing current into the base.

Now that the amplifier is properly designed, we can amplify a signal. If an AC signal at the input causes the input current  $I_b$  to vary about the *Q*-point between the top of the load line (37 µA) and the bottom of the load line (0), the output current  $I_c$  will vary between 1.7 mA and 0. The amplifier has thus a current gain of 1.7 mA/37 µA = 46, which is smaller than  $\beta = 50$  as  $\beta = 50$  was calculated a bit higher in the active area. This amplifier also has power and voltage gain. To calculate the voltage gain one would have to first relate the voltage of an input source to the input current  $I_b$ .

Note that for this example, we chose a load line which is not "optimum" according to our previous discussion as it goes only through the bottom of the active area. A better load line would be steeper (smaller load resistor  $R_{\rm L}$ ) and go through the knee of the  $I_b = 100 \ \mu$ A curve. It should be clear that such a load line would require use of a different  $\beta$ -a value closer to the value 65 obtained for the top of the active region.

## 4.5.5 Fixed-current Bias

The self-bias circuit of the previous example provides a stable *Q*-point even as the parameters of the transistor vary with temperature or vary among mass-produced transistors. As the temperature increases, for example,  $I_c$  and  $\beta$  increase almost linearly with temperature. If stabilization and drift of the *Q*-Point are not of primary importance, a much simpler biasing circuit that injects the correct amount of base current into the transistor for a desired *Q*-point may suffice, and is considered in the following example.

#### Example 4.6

Let us consider the common-emitter amplifier of Fig. 4.14a and replace the biasing circuit with that shown in Fig. 4.15, where the single resistor  $R_{\text{FB}}$  provides the fixed-current bias. To obtain




FIG. 4.15 Resistor R<sub>FB</sub> injects a bias current for setting the Q-point.

the same load line on the drain characteristics of Fig. 4.14d we have changed the load resistor to  $R_{\rm L} = 7 \, \mathrm{k}\Omega$  in Fig. 4.15. To obtain the same *Q*-point on the load line, we have to inject the same 16  $\mu$ A base current. As the base-emitter input junction must be forward-biased, the base-emitter voltage will be about 0.7 V. Therefore, the value of the biasing resistor must be  $R_{\rm FB} = (V_{\rm CC} - 0.7)/I_{b,Q} = (12 - 0.7) \, \mathrm{V}/16 \, \mathrm{\mu}\mathrm{A} = 706 \, \mathrm{k}\Omega.$ 

# 4.5.6 The FET as amplifier

The design of a FET amplifier is similar to that for the BJT. After picking a transistor with the desired characteristics, the DC design is carried out next. This involves choosing a suitable battery or DC supply voltage, choosing a suitable load resistance which will determine the load line, and finally designing a biasing circuit to give a suitable *Q*-point (DC operating point). This procedure leaves a good deal of freedom in the choice of parameters and is often as much an art as it is engineering. Only after the DC design is completed is the amplifier ready to amplify a signal.

A basic FET amplifier is that of Fig. 4.13a with the substitution of a FET for the BJT. The load line, which depends on the supply voltage and  $R_{\rm L}$  can then be drawn on the output (drain characteristics) of the FET. As for the BJT amplifier, to avoid using a separate biasing battery we substitute the self-bias circuit of Fig. 4.14a with its stabilization features and transistor thermal-runaway protection. Fig. 4.16a shows a practical FET amplifier using the 2N5459, an *n*-channel JFET transistor.

One aspect is different for a FET. The characteristics are more nonlinear for a FET than a BJT (the curves for the FET are not as evenly spaced as for the BJT).<sup>13</sup> Recall that for the BJT we used, in addition to the output characteristics, the linear relationship  $I_c = \beta I_b$  to set the Q-point, whereas for the FET the comparable relationship is Eq. (4.10), which is nonlinear. To avoid complicated algebra due to the nonlinearity of Eq. (4.10), we can use the transfer characteristics which are a plot of Eq. (4.10) in addition to the output characteristics to set the Q-point graphically. Such a graphical technique aids in understanding, but a more practical technique is simply an approximate "cut-and-try," which makes the design of the operating point for the FET not much more complicated than that for the BJT.

Before the circuit of Fig. 4.16a can be used, let us complete the DC design which will determine all resistance values. The signal source  $\nu_s$  should have no effect on the biasing of the transistor, because for DC operation  $\nu_s$  is essentially disconnected from the amplifier by the coupling capacitor *C* (an open circuit at DC). The coupling capacitor *C* also ensures that the DC biasing current only flows into the base. Without *C* one could find that the biasing current is flowing back into the signal source instead of into the base. Looking at the drain characteristics (Fig. 4.16d), we see that a good choice for supply voltage is

<sup>13</sup>The nonlinearities of the FET graphs make the FET less suitable as a large-signal amplifier. Distortion is reduced when the input signal swings are small, as then the operation is confined to a more linear region. Thus FET amplifiers are more suited as front-end stages (preamps) in an amplifier when the signals are still small.




FIG. 4.16 (a) A FET amplifier with self-bias, (b) DC equivalent circuit using Thevenin's voltage and resistance for the input circuit (see Fig. 4.14b). (c) The transfer characteristics and (d) the output characteristics of an *n*-channel JFET 2N5459 transistor.

 $V_{\rm DD} = 10$  V, which fixes one end of the load line. To have the load line pass through the knee of the uppermost curve, pick  $R_{\rm L} + R_{\rm S} = V_{\rm DD}/I_{dss} = 10$  V/4 mA = 2.5 k $\Omega$ . The *Q*-point will be determined when three unknowns, *Id*,  $V_{ds}$ , and  $V_{gs}$ , for the *Q*-point are specified. Once the load line is drawn in on the drain characteristics, we can easily see that a desirable *Q*-point is at  $I_d = 2$  mA,  $V_{ds} = 5$  V, and  $V_{gs} = -0.6$  V. We can now use either the graphical or the approximate methods to find the values of the resistors that will set the desired *Q*-point.

# 4.5.7 Graphical method

The equation for the load line is determined by the DC voltage drops in the output circuit, which by the use of Kirchoff's voltage law are  $V_{DD} = I_d R_L + V_{ds} + I_d R_S$ . Rearranging this in the form of a load line equation,

$$I_d = \frac{V_{\rm DD}}{R_{\rm S} + R_{\rm L}} - \frac{1}{R_{\rm S} + R_{\rm L}} V_{ds}$$
(4.20)

which is plotted on the output characteristics. To fix a *Q*-point on the load line we need a relationship between gate voltage and drain current which can be obtained from the input circuit. Summing the voltage drops in the input circuit of Fig. 4.16b gives us  $V_{\text{Th}} = V_{gs} + I_d R_s$ , where the Thevenin's voltage is  $V_{\text{Th}} = V_{\text{DD}} R_1 / (R_1 + R_2)$ ,  $R_{\text{TH}} = R_1 R_2 / (R_1 + R_2)$ , and the voltage drop  $I_g R_{\text{Th}}$  is ignored as the gate current into a FET is insignificant. We can now put this equation in the form of a load line

$$I_d = \frac{V_{\rm Th}}{R_{\rm S}} - \frac{1}{R_{\rm S}} V_{gs} \tag{4.21}$$

and plot it on the transfer characteristics. When this is done, the straight load line will intersect the transfer characteristic and thus determine the *Q*-point as shown in Fig. 4.16c. Hence  $V_{gs}$  and  $I_d$  are fixed, and projecting the *Q*-point horizontally until it intersects the load line on the drain characteristics, determines  $V_{ds}$ . As can be seen by studying the bias load line Eq. (4.21), the *Q*-point is determined by the values of the three resistors  $R_1$ ,  $R_2$ , and  $R_s$ , which determine the slope and  $I_d$ -axis intersect of the bias line.

#### 4.5.8 Approximate method for the Q-point

Once the *Q*-point,  $V_{\text{Th}}$ , and  $R_{\text{Th}}$  are chosen,  $R_1$ ,  $R_2$ , and  $R_S$  are easily determined by (see Fig. 4.14b)

$$R_2 = R_{\rm Th} V_{\rm DD} / V_{\rm Th} \text{ and } R_1 = R_{\rm Th} R_2 / (R_2 - R_{\rm Th})$$
 (4.22)

and  $R_{\rm S}$  from Eq. (4.21) as  $R_{\rm S} = (V_{\rm Th} - V_{gs})/I_d$ . For a good design choose  $R_{\rm Th}$  in the megaohm range: the large resistance will keep the input impedance high and will drain little power from the power supply. Similarly, make  $V_{\rm Th}$  large compared with  $V_{gs}$ , so when  $V_{gs}$  varies from transistor to transistor and with temperature, the effects of the variations are minimized.

#### Example 4.7

Design the DC bias circuit of Fig. 4.16a that would fix the *Q*-point at  $V_{gs} = -0.6$  V, when  $V_{DD} = 10$  V and  $R_L + R_S = 2.5$  k $\Omega$ .

Choosing a value of 1 M $\Omega$  for  $R_{\rm Th}$  and 1.2 V for  $V_{\rm Th}$  yields  $R_2 = 1$  M $\Omega \times 10$  V/1.2 V = 8.3 M $\Omega$  and  $R_1 = 1$  M $\Omega \times 8.3$  M $\Omega/(8.3 - 5)$ M $\Omega = 2.5$  M $\Omega$ . The value of the sink resistor is  $R_{\rm S} = (1.2 - (-0.6))/2$  mA = 0.9 k $\Omega$ , where 2 mA was used as the value of drain current at the *Q*-point. The load resistor to be used is therefore  $R_{\rm L} = 2.5$  k $\Omega - 0.9$  k $\Omega = 1.6$  k $\Omega$ . These are reasonable values. Had we chosen, for example, 10 M $\Omega$  and 3 V for  $R_{\rm Th}$  and  $V_{\rm Th}$ , we would have obtained 14.3 M $\Omega$ , 33.3 M $\Omega$ , and 1.8 k $\Omega$  for  $R_1$ ,  $R_2$ , and  $R_S$ , respectively, which are also reasonable values except for  $R_S$ , which would require a load resistor of only 0.6 k $\Omega$ , a value too small to give sufficient signal gain.

Even though the voltage divider of  $R_1 R_2$  places a positive voltage on the gate, the gate is negatively biased with respect to the source. The reason is that source voltage with respect to ground is more positive than gate voltage with respect to ground, the effect of which is to make the gate more negative with respect to source. To check the circuit of Fig. 4.16a, we find that gate voltage with respect to ground is  $V_{\rm Th} = 1.2$  V, source voltage with respect to ground is  $I_d R_{\rm S} = 2$  mA × 0.9 k $\Omega = 1.8$  V, and therefore  $V_{gs} = 1.2$  V – 1.8 V = -0.6 V, which is the correct bias.

Now that the DC design is completed, the amplifier is ready to amplify an input signal. If  $v_s$  produces an AC signal at the gate as shown on the transfer characteristics, the output will appear as  $v_o$  on the drain characteristics for a gain of  $G = v_o/v_g = (7.5 - 2.2)/(-1 - (-0.2)) = -6.6$ . The signal is thus magnified by 6.6 with a 180° phase reversal implied by the minus sign (as input voltage increases, output voltage decreases). We are being somewhat optimistic here: on closer examination we realize that only the voltage that is developed across  $R_L$  is available as output voltage; the voltage across  $R_S$  is not part of the output voltage. This becomes apparent when we consider the output loop in Fig. 4.16b:  $v_o$  is the constant voltage  $V_{DD}$  minus the variable voltage across  $R_L$ . We can obtain the correct gain by drawing an AC load line which has a slope given by  $-1/R_L$  and passes through the Q-point. The correct gain using the AC load line is only G = (7 - 3)/-0.8 = -5.

# 4.5.9 Biasing of MOSFETs

The properties of a DE MOSFET allow the use of a particularly simple biasing circuit which uses a single resistor  $R_g$  connected between gate and ground, as shown in Fig. 4.17a. Recall that the transfer characteristics of a DE MOSFET like that shown in Fig. 4.17b allow operation with positive and negative gate voltages, which implies that the Q-point can be set at  $V_{gs} = 0$ . The gate resistor  $R_g$  ties gate g effectively to source  $v_s$  such that  $V_{gs} = 0$ . Recall that there is practically no current flow into a DE MOSFET gate; hence no potential is developed across  $R_g$ . On the other hand, should a charge build up on the gate,  $R_g$  will allow it to bleed off to ground before any damage is done to the gate. The gain that this amplifier produces, when  $V_{DD} = 30$  V and  $R_L = 30$  V/4 mA = 7.5 k $\Omega$ , can be obtained graphically and is  $G = v_o/v_g \approx -6$ . Note that most of the source voltage  $v_s$  appears across the gate, i.e.,  $v_s \approx v_g = v_{gs}$  (because of the extremely high input impedance of a DE MOSFET and because resistance for  $R_g$  is in the megaohm range, we can assume that  $R_g \gg R_s$ ).

# 4.5.10 Loss of gain due to biasing resistor

The BJT biasing resistor  $R_E$  and the FET biasing resistor  $R_S$  stabilize the *Q*-point and reduce the effects of transistor parameter variations due to temperature changes (transistor operation can be severely affected by temperature changes—thermal stress is the most common cause of electronic component failure). However, biasing resistors also reduce the gain of the amplifier as follows: the output current in Figs. 4.14a and 4.16a flows through the load resistor  $R_L$  as well as the biasing resistor; the amplified signal appears in part across each of these resistors, even though the usable output voltage is only the




FIG. 4.17 (a) An amplifier using a DE MOSFET transistor. The (b) transfer characteristic and (c) drain characteristics showing the load line and an amplified AC signal.

voltage across  $R_L$ . The part of the output voltage across the biasing resistor, voltage  $V_B$ , is in phase with the input voltage  $\nu_i$ , and thus reduces the voltage to the transistor. For example, in Fig. 4.14a, the voltage to the transistor is

$$V_{be} = v_i - V_B \tag{4.23}$$

where  $V_{\rm B} = I_c R_{\rm E}$ . Hence, the negative feedback<sup>14</sup> due to part of the output voltage into the input loop reduces the gain of the amplifier in comparison with the gain of an amplifier for

<sup>&</sup>lt;sup>14</sup>Any time part of the output is applied to the input of an amplifier we have feedback. If the fed-back voltage is in phase with the input voltage, we have positive feedback. The gain of the amplifier is then increased, which can have undesirable effects of instability and oscillation. If we want to use an amplifier to perform as an oscillator, then positive feedback is fine. The reduced gain of negative feedback, on the other hand, has many desirable features which are commonly used in the design of amplifiers. For example, with negative feedback we obtain an amplifier which is more stable as it is less affected by temperature variations. Also because of the many small nonlinearities in the amplifier, the output can be moderately distorted. Negative feedback, which applies part of the distorted output voltage to the input, reduces distortion due to nonlinearities.

which  $R_E$  is zero. To avoid such negative feedback, we can connect a large capacitor across  $R_E$  or  $R_S$ , effectively providing a low-impedance path to ground for AC signals. Thus for AC signals the emitter of a BJT or the source of a FET is placed at ground, while for DC operation the biasing resistor is still effective since the shunting capacitor for DC is an open circuit.

Fig. 4.18a shows a BJT amplifier connected to a source  $v_s$ , whose signal needs to be amplified, and an external load resistor  $R'_L$ , across which the amplified signal is developed. For proper DC operation,  $R_E$  is necessary, but if no signal loss is to occur due to the presence of  $R_E$ ,  $R_E$  must be zero. Hence a bypass capacitor  $C_E$  is placed across  $R_E$ .  $C_E$  provides a direct path to ground for signal currents, but since  $C_E$  acts as an open circuit for DC, the DC operation of biasing is not affected. The DC-AC filtering action of capacitors was covered in Section 2.3 and again in Fig. 4.11. Here we are making the assumption that frequencies of the input signal and the capacitances are large enough to replace all capacitors by short circuits. In other words, the capacitive reactance  $\frac{1}{nC}$  should be much




FIG. 4.18 (a) An amplifier showing AC and DC current paths, (b) A DC equivalent circuit, (c) An AC equivalent circuit.

smaller than any resistance at the lowest frequency of interest. For example, one rule of thumb is to make

$$\frac{1}{\omega C_{\rm E}} \le 0.1 R_{\rm E} \tag{4.24}$$

at the lowest frequency, ensuring that the signal current will pass through the bypass capacitor. The two coupling capacitors (*C*) serve a similar function: their purpose is to block DC but to allow passage of signals (AC). Fig. 4.18a shows the paths of DC and AC currents, and Fig. 4.18b and c give the equivalent circuits for DC and AC. Thus in the DC circuit we have replaced all capacitors by open circuits and in the AC circuit all capacitors are replaced by short circuits. Furthermore, since the internal resistance of an ideal battery is zero (or a fraction of an ohm for a fully charged, practical battery), it is shown in the DC circuit as a DC voltage  $V_{CC}$ , but in the AC circuit it is replaced by a short circuit (a battery has no AC content). Therefore, in Fig. 4.18a, for AC currents, the battery shorts  $R_2$  and  $R_L$  to ground and  $R_2$  appears in parallel with  $R_1$  (as was already shown in Fig. 4.14b and c). Note also that the external load resistor  $R'_L$  appears in parallel with the internal load resistor  $R_L$ .

It should now be mentioned that the gain that was calculated in Example 4.7 using the AC load line is valid for the case of a bypassed source resistor  $R_S$ . If  $R_S$  is not shunted by a large capacitance, the gain would be less than that calculated using the AC load line in Fig. 4.16d (see Problem 29).

Bypass capacitors can have values in the hundreds or even thousands of microfarads  $(\mu F)$ . Such high-capacitance capacitors are bulky and cannot be used in integrated circuits, where even one such capacitor might be larger than the entire chip. Hence in integrated circuits bypass capacitors are omitted and the resulting loss of gain is made up by additional transistor stages.

## 4.5.11 Transistors as on-off switches

For ease of understanding of logic gates, it is customery in tutorial presentations to use diodes as logic gate on–off switches. However, in practice, integrated circuits use transistors as on–off switches in logic gates (see chapter 7). CMOS (complimentary metal oxide semiconductor) technology, because of its low power consumption (no power is used when static, only during the time when the gate switches states is power used), is the primary transistor technology. The principle of a transistor switch can be readily demonstrated using Fig. 4.13 which shows a simple *n*-channel BJT amplifier circuit. The output voltage and current of the circuit,  $V_{ce}$  and  $I_c$ , depend on the input current  $I_b$ . Once the battery voltage and load resistor  $R_L$  are specified, determines the load line shown on the graph. To make this circuit perform as a switch, we use the top and bottom of the load line. The top of the load line (called the saturation region) where  $I_c \approx 4$  mA,  $V_{ce} \approx 1$  V,  $I_b \approx 9$   $\mu$ A, and the bottom of the load line (called the cut-off region) where  $I_c \approx 0$ ,  $V_{ce} \approx 10$  V,  $I_b \approx 0$ .

In the saturation region we have maximum current flowing through the transistor, and we say the transistor switch is closed or on (if  $R_L$  represents a light bulb, it would light up). A saturation voltage of 1 V is not exactly a closed switch (0 V), but it is close enough for many applications. Voltages determine the states of logic gates. Since voltage  $V_{ce} = V_{out} \approx 1$  V is a low, we identify it as a "0". So, for this transistor switch, a high in gives a low out.

In the cut-off region we have maximum output voltage and zero output current, the switch is open or off and we identify the high voltage as a logic "1." So, a low in gives a high out.

We have shown that a BJT transistor can act as an on–off switch. It can be used to switch and control LED's, lamps, relays or even motors. Using the BJT as a switch, the Q-point shown in Fig. 4.13 on the load line moves to the saturation region when the transistor is fully-on and to the cut-off region when the transistor is fully-off, i.e., the Q-point must be either in the saturation region or cut-off region and moves between the two regions when the transistor switch toggles between on and off. For building logic gates, CMOS technology is more energy efficient and NMOS and PMOS transistors are used when building logic gates. For these transistors, the switching between saturation and cutoff regions (i.e., on–off) is similar to the BJT. This is readily confirmed for the FET and the MOSFET by studying Figs. 4.16 and 4.17 and comparing them to Fig. 4.13.

# 4.6 Safety considerations and grounding

In Figs. 4.7 and 4.10 we introduced the ground symbol and stated that it is a common connection point which is assumed to be at ground potential. In more complex circuits involving many transistors it is convenient to tie all circuits to common ground,<sup>15</sup> which can be a larger wire (conducting bus), a metal plate, or a conducting chassis. It is usual practice to refer all voltages to common ground. As ground is considered electrically neutral, the ground points of separate circuits can be connected together without influencing the separate circuits. For example, ground points of the input and output circuits of the two amplifiers in Fig. 4.11 are connected together without interfering with the operation of each circuit.

Another reason to use the ground symbol would be for convenience. Using Fig. 4.11 as an example again, we could have drawn the circuit as shown in Fig. 4.19, omitting the common wire and instead using a number of ground symbols. The omission of a common ground wire in a complex circuit schematic could actually make the schematic easier to read.

<sup>&</sup>lt;sup>15</sup>A good example is provided by the electrical wiring of an automobile. There, common ground is the metal chassis of the automobile, consisting of the metal body, frame, and engine, to which all electric circuits are tied. The negative terminal of the car battery is tied to common ground. This type of ground is called chassis ground as it is different from earth ground.




FIG. 4.19 Alternative representation of the electric circuit of Fig. 4.11 using multiple ground symbols.

We should also distinguish between the chassis ground symbol (text-1) and the earth ground symbol (text-2). For complicated circuits, when such a distinction can be made, it can simplify the tracing of schematics.<sup>16</sup> Chassis ground is a common connection point in electronic devices such as television sets and electrical appliances such as washing machines. Earth ground is provided by a connection to a metal rod driven into the earth or to any other metallic structures that are buried deeply into earth such as metal water pipes. The earth can be considered as a huge capacitor that readily accepts any kind of charge or current flowing into it. A lightning rod is a device to ensure that destructive lightning bolts, which can carry currents of 20,000 A, flow safely to ground instead of through the underlying structure. In electrical equipment it is usually prudent to connect the chassis directly to ground to avoid being shocked when the equipment malfunctions as, for example, when a "hot" wire accidentally shorts to the chassis—a person touching the chassis could be fatally shocked. However, if the chassis is earth-grounded, the current would flow harmlessly to earth (most likely circuit breakers would also trip immediately).<sup>17</sup> Of course in some devices such as automobiles it is impractical to have chassis ground be the same as earth ground because tires provide effective insulation, but then there is really no need for such a linkage. Inside an automobile 12 V does not provide much of a shock hazard; but car mechanics who grope under the dashboard should avoid wearing metallic watches or rings, which could become dangerously hot when accidentally shorted across 12 V. Safety concerns can be further clarified by considering residential wiring.

## 4.6.1 Residential wiring

One of the more confusing issues in house wiring is the purpose of the third ground wire in outlets and plugs. Fig. 4.20 shows a three-wire system and the incoming line voltages in a typical residence. The neutral wire is grounded with 120 V<sub>AC</sub>, 60 Hz on either side of it. Line *B* and line *R* are 180° out of phase such that  $V_{\rm B} = -V_R$ , resulting in 240 V<sub>AC</sub> if a connection between the two hot wires is made. This system provides for the residence two separate 120 V lines and a single 240 V line for heavier-duty equipment such as

<sup>&</sup>lt;sup>16</sup>For relatively simple circuits, most books use only the earth ground.

<sup>&</sup>lt;sup>17</sup>There is also good reason to connect chassis ground to earth ground in microelectronic systems because experience shows it tends to minimize damage to components due to static electricity.




FIG. 4.20 Typical residential wiring, showing a three-wire single-phase system that provides two circuits of 120 V and one at 240 V. Color convention is white (W) for neutral, red (R) and black (B) for the hot wires, and green (G) for the ground wire.

air-conditioning and electric ranges. An examination of the individual 120 V outlets raises the question of the need for the extra ground wire running to each outlet. Assuming an appliance is connected to an outlet, why not simply connect the neutral wire to the chassis of the appliance and save one wire? The problem with this is as follows: should the plug be accidentally reversed, the hot wire with 120 V would be connected to the chassis with the possibility of fatal injury if someone were to touch the chassis while standing on ground. The ground wire, on the other hand, if properly connected to the chassis, would allow current to flow harmlessly to ground before a fuse would blow. Hopefully it is clear to the reader that ungrounded chassis or metallic cases that enclose electrical equipment can be lethal devices in the event of insulation failure or accidental hot-wire contact to chassis or case.

To avoid the possibility of accidental shock, many communities mandate GFIs (ground-fault interrupters) in bathrooms, kitchens, and swimming pools. An electric appliance that is plugged into an outlet has currents in the hot and neutral wire that are equal and opposite in a properly working appliance. Unequal current flow could be the result of a malfunctioning appliance causing current to flow through the third ground wire or through a person that has touched the case of a malfunctioning appliance. GFIs, which look like ordinary outlets except for the presence of a trip switch, detect unequal current flow in the hot and neutral wire and instantly disconnect the faulty appliance from the outlet.

# 4.7 Summary

- This chapter lays the foundation for more complicated electronics such as multistage amplifiers, operational amplifiers, integrated circuits, oscillators, and digital and analog electronics.
- We showed that conduction can be by electrons and by holes and that doping of a semiconductor can increase its conductivity substantially. In a *p*-type doped semiconductor, holes are majority carriers and electrons are minority carriers.

- The *pn*-junction was shown to be practically an ideal diode which under forward bias acted as a switch in the on-position and under reverse bias as a switch in the off-position. The rectifier equation showed this behavior mathematically.
- A bipolar junction transistor (BJT) was formed by two diodes back-to-back with the input junction forward-biased and the output junction reverse-biased. Amplification is possible as the current that flows through the low-resistance input junction (emitter-base) is forced to flow also through the high-resistance output (base-collector) junction. The BJT is basically a current amplifier.
- A second type of a transistor, simpler in concept, is the field effect transistor (FET). An input voltage varies the width of a channel in a doped semiconductor through which a current flows, thus controlling the output current. Since the input impedance of a FET is very high, practically no input current flows and the FET can be considered as a voltage amplifier.
- Amplifier action was shown graphically by first deriving the equation of a load line and plotting it on the output characteristics of the transistor. After choosing the *Q*-point on the load line and designing the DC biasing circuit to establish that *Q*-point, the amplifier gain was calculated by assuming an input voltage (or current) variation and using the load line to read off the corresponding output voltage (or current) variation.
- An amplifier, in addition to voltage and current gain, can also provide power gain. In that sense it is fundamentally different from a device such as a transformer which can also provide voltage or current gain but never power gain. The energy of the amplified signal, which can be much larger than that of the input signal, has its source in the battery or the DC power supply. Since only the input signal should control the output, the voltage from the power supply must be constant so as not to influence the variations of the output signal, if the output is to be a faithful but magnified replica of the input signal. As electric utilities provide AC power only, rectifiers and filters studied in previous chapters are part of a key component of electronic equipment, namely, the DC power supply.

# Problems

- **1.** Determine the concentration of electron-hole (*e-h*) pairs and the resistivity of pure silicon at room temperature *Ans*:  $1.5 \times 10^{16} e^{-h}$  pairs/m<sup>3</sup>, 2273  $\Omega$  m.
- **2.** Find the resistance of a 1-m-long conducting wire with a cross-sectional area of  $10^{-6}$  m<sup>2</sup>. The material of the wire has a concentration of  $10^{21}$  electrons/m<sup>3</sup> with a mobility of 1 m<sup>2</sup>/V s.
- **3.** A silicon sample is doped with donor impurities at a level of  $10^{24}/\text{m}^3$ . For this sample determine the majority and minority carrier concentration and the conductivity. *Ans*: Electron majority concentration  $n = N_d = 10^{24}$ , minority hole concentration  $p = 2.25 \times 10^8/\text{m}^3$ , and  $s = 2.16 \times 10^4$  S/m.
- **4.** Calculate the forward bias needed at room temperature on a germanium *pn*-injunction to give a current of 10 mA. Use a reverse saturation current of  $I_o = 10^{-6}$ A.

- **5.** The reverse saturation current for a silicon *pn*-diode at room temperature (293 K) is  $I_o = 1$  nA (=10<sup>-9</sup>A). If the diode carries a forward current of 100 mA at room temperature, calculate the reverse saturation current and the forward current if the temperature is raised by 50 °C.
  - *Ans*:  $I_o$  (70 °C) = 32 nA; I (70 °C) = 216 mA.
- **6.** In the rectifier circuit of Fig. 3.2a, assuming room temperature and a reverse saturation current  $I_o = 1 \mu A$ , find current *i* when (a)  $\nu = 0.2 \text{ V}$  and  $R_L = 0$ , (b)  $\nu = -4 \text{ V}$  and  $R_L = 100 \Omega$ , and (c)  $\nu = +4 \text{ V}$  and  $R_L = 100 \Omega$ .
- **7.** Plot the input-output characteristics  $\nu_o/\nu_i$  for the circuit shown in Fig. 4.21. Assume the diode is ideal (on–off switch), the input voltage varies in the range  $-10 \text{ V} < \nu_i < +10 \text{ V}$ , and  $R_1 = 10R_2$ .
- **8.** Three diodes have  $i \nu$  characteristics given by the *a*, *b*, and *c* graphs in Fig. 4.22. For each diode sketch a circuit model which can include an ideal diode, a battery, and a resistor.
- **9.** If the diodes of Problems 4–8 are used in the half-wave rectifier circuit of Fig. 3.2a, find the output peak voltage  $V_p$  when the input voltage is 10 V<sub>AC</sub> (rms) and  $R_L = 30 \Omega$ . *Ans*: (a) 12.12 V, (b) 13.14 V, and (c) 11.26 V.
- **10.** Determine if the ideal diode in the circuit shown in Fig. 4.23 is conducting by finding either the voltage  $V_d$  or the current  $I_d$  in the diode.




FIG. 4.21





FIG. 4.22






FIG. 4.24

- **11.** Find the current  $I_B$  through the 11 V battery in Fig. 4.24. Assume the diode is ideal. *Ans*:  $I_B = 0$ .
- **12.** If  $\beta$  for a BJT is given as 150, find the emitter current  $I_e$  if the collector current  $I_c$  is given as 4 mA.
- **13.** Find  $\beta$  and  $\alpha$  for a BJT transistor whose collector characteristics are shown in Fig. 4.13b.

Ans:  $\beta \approx 500$ ,  $\alpha \approx 1$ .


- **14.** Plot the transfer characteristics for a FET which has drain characteristics given by Fig. 4.8d. Compare to Fig. 4.9, which is the transfer characteristic obtained by applying Eq. (4.10).
- **15.** Find the transconductance  $g_m$  for a FET which has drain characteristics given by Fig. 4.16d.
- **16.** In the amplifier of Fig. 4.12, the voltage of the biasing battery  $V_{\text{EE}}$  is increased until the output voltage has a DC value of  $\frac{1}{4}V_{\text{B}}$  when the input voltage  $v_s = 0$ . Sketch the output voltage  $V_o$  when  $v_s$  varies with the same sinusoidal amplitude as implied in Fig. 4.12. Repeat for the case when the output voltage has a DC value of  $\frac{3}{4}V_{\text{B}}$ . To give an undistorted output, how must the amplitude of  $v_s$  change?
- **17.** Using the grounded-emitter circuit of Fig. 4.13a,
  - (a) Find the value of resistor  $R_s$  for a *Q*-point at  $I_b = 3 \mu A$ , when the biasing battery has a voltage of  $V_{BB} = 2 \text{ V}$ .
  - **(b)** Calculate  $I_c$ ,  $I_e$ , and  $V_{ce}$  if  $R_L = 2.2 \text{ k}\Omega$ ,  $V_{CC} = 8 \text{ V}$ , and  $\beta = 500$ .
  - *Ans*: (a)  $R_s = 433 \text{ k}\Omega$  (b)  $I_c = 1.5 \text{ mA}$ ,  $I_e = 1.503 \text{ mA}$ ,  $V_{ce} = 4.7 \text{ V}$ .
- **18.** Using the grounded-emitter circuit of Fig. 4.13a with a change to  $V_{CC} = 8$  V and *Q*-point  $I_b = 3 \mu$ A,
  - (a) Find the current gain *G* of the amplifier using a graphical method; that is, find *G* from the load line.
  - (b) How do the values of  $I_c$  and  $V_{ce}$  at the *Q*-point compare to those calculated in Problem 17?
- **19.** Redesign the self-biasing transistor amplifier of Fig. 4.14a to operate in most of the active area (shown by the collector characteristics of Fig. 4.14d); that is, use a load line which has one end at the battery voltage  $V_{ce} = 12$  V and the other end at the knee of the  $I_b = 100 \ \mu$ A curve in Fig. 4.14d. To narrow the design, use  $V_{CC} = 12$  V,  $R_E = 0.5 \ k\Omega$ , and  $R_1 = 10 \ k\Omega$ . Find  $R_L$ ,  $R_2$ , and the current gain  $G = \Delta I_c / \Delta I_b$ .

- **20.** A silicon BJT uses fixed-current bias as shown in Fig. 4.15. If  $V_{CC} = 9$  V,  $R_L = 3$  k $\Omega$ ,  $\beta = 100$ , and  $I_c = 1$  mA at the *Q*-point, find  $R_{FB}$ ,  $I_b$ , and  $V_{ce}$ . *Ans*:  $V_{ce} = 6$  V,  $I_b = 10 \mu$ A, and  $R_{FB} = 0.83 M\Omega$ .
- **21.** Design a grounded-emitter amplifier that will amplify signals with the largest possible amplitudes. Use a silicon transistor whose collector characteristics are shown in Fig. 4.7b in a fixed-bias circuit of the type in Fig. 4.15. Specify the battery voltage  $V_{\rm CC}$ , the load resistor  $R_{\rm L}$ , the DC operating point (*Q*-point), and the biasing resistor  $R_{\rm FB}$  to give that *Q*-point
- **22.** Determine the *Q*-point of the self-bias, germanium transistor amplifier of Fig. 4.14a, given that  $R_{\rm L} = 5 \text{ k}\Omega$ ,  $R_{\rm E} = 2 \text{ k}\Omega$ ,  $R_1 = 30 \text{ k}\Omega$ ,  $R_2 = 120 \text{ k}\Omega$ ,  $V_{\rm CC} = 12 \text{ V}$ , and  $\beta = 100$ . *Ans*:  $I_{b,Q} = 9.8 \text{ }\mu\text{A}$ ,  $I_{c,Q} = 0.98 \text{ }\text{mA}$ , and  $V_{ce,Q} = 5.1 \text{ V}$ .
- **23.** A JFET whose drain characteristics are shown in Fig. 4.8d is in the grounded-source circuit of Fig. 4.16b. Assume that  $R_{\rm E} = R_{\rm Th} = 0$ ,  $V_{\rm DD} = 15$  V, and  $R_{\rm L} = 3$  k $\Omega$ . (a) Determine  $V_{\rm Th}$  for a drain current of  $I_d = 2.8$  mA.
  - **(b)** Determine  $V_{\text{Th}}$  for a drain-source voltage  $V_{ds} = 10$  V.
- **24.** In the grounded-source *n*-channel FET amplifier of Fig. 4.16a,  $R_1 = 3.3 \text{ M}\Omega$ ,  $R_2 = 15 \text{ M}\Omega$ ,  $R_{rmL} = 1 \text{ k}\Omega$ ,  $R_s = 1 \text{ k}\Omega$ , and  $V_{\text{DD}} = 15 \text{ V}$ . If the drain characteristics of Fig. 4.8d apply, determine the *Q*-point of the amplifier. Ignore the input source (at *DC*,  $X_c = \infty$ ). *Hint*: either construct a transfer characteristics graph by use of Eq. (4.10) or by use of the saturation (constant current) region of the drain characteristics and then plot the bias line, or use a trial-and-error method to find the  $I_{d,Q}$ ,  $V_{gs,Q}$  point on the load line.

Ans:  $V_{gs,Q} = -1.8$  V,  $I_{d,Q} = 4.5$  mA, and  $V_{ds,Q} = 6$  V.

- **25.** Design the self-biasing circuit for the grounded-source amplifier of Fig. 4.16a if  $V_{\rm DD} = 8 \text{ V}, R_{\rm L} = 2.5 \text{ k}\Omega, R_s = 1.5 \text{ k}\Omega$ , and the *Q*-point is in the middle of the load line. Use the characteristics of Fig. 4.16d.
- **26.** An enhancement MOSFET whose transfer and drain characteristics are shown in Figs. 4.25a and b is to be used as a basic amplifier in the circuit shown in Fig. 4.25c. Recall, that an *n*-channel enhancement-mode MOSFET operates with positive gate-source voltages between a threshold voltage  $V_T$  (typically between 2 and 4 V) and a maximum voltage  $V_{gs, on}$ . For  $V_{DD} = 15$  V,  $V_{GG} = 7$  V, and  $R_L = 3$  k $\Omega$ , find the *Q*-point.

Ans:  $V_{gs,O} = 7$  V,  $I_{d,O} = 2.5$  mA, and  $V_{ds,O} = 8$  V.



- **27.** Self-bias can also be used for an enhancement-mode MOSFET. Consider the circuit of Fig. 4.16a with  $R_S$  shorted as it is not needed because  $R_1$  and  $R_2$  alone can provide the positive biasing voltage needed for the enhancement-mode MOSFET. If a MOSFET transistor whose characteristics are shown in Fig. 4.25 is used in the self-bias circuit of Fig. 4.16a with  $R_1 = 400 \text{ k}\Omega$ ,  $R_2 = 600 \text{ k}\Omega$ ,  $R_L = 3 \text{ k}\Omega$ ,  $R_S = 0$ , and  $V_{DD} = 15 \text{ V}$ , specify  $V_{gs}$ ,  $I_d$ , and  $V_{ds}$  at the *Q*-point. *Hint*: Assume that  $I_g = 0$ .
- **28.** To avoid negative feedback and the accompanying reduction of gain in the transistor amplifier of Fig. 4.16a, calculate the value of a bypass capacitor  $C_{\rm E}$  that needs to be placed in parallel with  $R_{\rm S}$  if the amplifier is to amplify signals down to 30 Hz. Use the value for  $R_{\rm S}$  calculated in Example 4.7.
- 29. Using the AC equivalent circuit of Fig. 4.16a, which is shown in Fig. 4.25.
  - (a) Calculate the gain  $G = \nu_{out}/\nu_{in}$  of the amplifier (this is the gain with negative feedback).
  - (b) Calculate the gain *G*, assuming a large bypass capacitor  $C_{\rm E}$  parallels  $R_{\rm S}$ , which in effect reduces  $R_{\rm S}$  to zero for AC signals.
  - (c) Compare the two gains and state which is the larger. *Hint*: use  $i_d = g_m v_{gs}$ , derived in Eq. (4.11), to relate the varying part  $i_d$  of the drain current to the varying part  $v_{gs}$  of the gate-source voltage.

Ans: (a)  $G = -g_m R_L/(1 + g_m R_L)$ , (b)  $G = -g_m R_L$ , and (c) gain with  $R_S = 0$  is larger.

# Practical amplifier circuits

# 5.1 Introduction

The previous chapter covered the fundamentals of a single-stage amplifier, primarily the DC design which after choosing the battery voltage and the load resistor, determined the biasing needed for an optimum *Q*-point on the load line. After designing the biasing circuit, the amplifier is ready to amplify a weak signal to useful levels. Signals from sensors or transducers such as those from an antenna, microphone, or tape head typically are weak signals—frequently so faint that they are at the ambient noise level. Other weak signal examples are.

- **1.** Car radio reception that becomes weaker and weaker with distance from the radio station, prompting the driver to eventually switch to a stronger station to avoid the overriding crackling noise.
- **2.** Television reception with a great deal of "snow," indicating that atmospheric noise is becoming comparable in strength to the desired signal.

Our study in the previous chapter was confined to single-stage amplifiers. A practical amplifier, on the other hand, consists of several stages which are cascaded to produce the high gain before a weak input signal can be considered sufficiently large to drive, for example, a power amplifier. Typically input signals, including those mentioned above, are on the order of microvolts ( $\mu$ V), whereas usable signals should be in the volt range. Once the signal is in the volt range, it can be considered immune from interference by noise and other disturbing signals and is ready to be acted on by other devices such as waveshaping circuits and power amplifiers. To drive a power amplifier, which can deliver hundreds or thousands of watts, a large, noise-free voltage signal is needed—typically 1–10 V, which means that the voltage amplifier section of an amplifier must have a signal gain as high as 10<sup>6</sup>. Obviously such a large gain cannot be obtained by a single amplifier stage. Several stages are needed, each one with a gain of 10 to 1000. For example, to produce an overall gain of 10<sup>6</sup>, which is required to amplify a signal near the ambient noise level, three stages, each with a gain of 100, are needed.

As a general guide, we can represent in block diagram form an amplifier such as that in a radio receiver or in a television set as consisting of a voltage amplifier followed by a power amplifier.

Fig. 5.1 shows such an amplifier with an overall gain of  $10^6$ . This gain is achieved in the voltage amplifier section of the amplifier. The power amplifier section does not contribute to voltage gain—it is basically a current amplifier. Another way of looking at it is that the




FIG. 5.1 Typical amplifier showing the separate signal and power amplifier sections. A sensitive pickup device which generates microvolt signals that have practically no power is shown as driving the input of the amplifier.

voltage section is a signal amplifier with no significant power at its output. It is the task of the power amplifier to produce substantial power at the output, which it does by amplifying the current to levels that are typically 1–100 A, while voltage swings are in the tens of volts. It should also be mentioned that it is the signal amplifier section which has more components and is more complicated, but since no power is involved and heat dissipation is small, an entire voltage amplifier can be manufactured as an integrated circuit in chip form.<sup>1</sup>

The objective of this chapter is to master the components that compose a multistage, high-gain amplifier, as well as the characteristics of such an amplifier. Although modern implementation of such an amplifier is frequently an integrated circuit in chip form, a study of interconnected, discrete devices is necessary for a complete understanding. For example, the beginning and the end stages of an amplifier are different because the functions performed are different. The first stage receives signals which are usually very small, making the FET ideally suited as a front-end stage—the high input impedance requires little power from the input device and even though the FET's characteristics are more nonlinear than those of a BJT, for small amplitudes signals this is of no consequence (any nonlinear curve is linear over a sufficiently small interval).

# 5.2 The ideal amplifier

An amplifier is a device that takes an input signal and magnifies it by a factor<sup>2</sup> A as shown in Fig. 5.2a, where  $v_{out} = Av_{in}$ . If one could build an ideal amplifier, what would its characteristics be? In a nutshell, the gain should be infinite, the frequency response should be flat from DC to the highest frequencies, the input impedance should be infinite, and the output impedance should be zero. Let us arrive at these conclusions by using a typical amplifier circuit, like that shown in Fig. 5.2b. Here we have used Thevenin's circuit to represent the source, the input, and the output of the amplifier as well as the load that is

<sup>&</sup>lt;sup>1</sup>An entire power amplifier can be similarly manufactured as an integrated circuit. But because of the large amount of heat that needs to be dissipated, the chip is much larger, usually on the order of inches, and is mounted on a substantial heat sink such as a large metal plate with fins.

<sup>&</sup>lt;sup>2</sup>Also known as *open-loop* or *open-circuit* gain. *G* is also commonly used for gain.




FIG. 5.2 (a) An ideal amplifier. (b) Thevenin's equivalent of an amplifier with signal source connected to input and a load impedance connected to the output.

connected to the output. Recall that in Section 1.6, we showed that Thevenin's theorem guarantees that "looking" into two terminals of a complex circuit, the complex circuit can be represented by Thevenin's equivalent circuit at the two terminals. Hence, the input terminals of an amplifier "see" the input source as a resistance  $R_s$  in series with an ideal voltage source  $v_s$ . At the same time, the input source "sees" the amplifier as a load resistance  $R_i$ . Similarly, the output of an amplifier acts as a source to the load resistance  $R_L$ . The load resistance represents loads such as speakers, printers, motors, display devices, etc. The amplification factor  $A_r$  of the real amplifier can now be stated as.

$$A_{r} = \frac{v_{o}}{v_{s}} = \frac{i_{o}R_{L}}{v_{s}} = \frac{Av_{i}/(R_{o} - R_{L})}{v_{s}}R_{L}$$


$$= A\frac{R_{i}}{R_{s} + R_{i}}\frac{R_{L}}{R_{o} + R_{L}}$$
(5.1)

where the voltage  $v_i$  at the input terminals of the amplifier is related to the source voltage  $v_s$  by  $v_i = v_s \frac{R_i}{R_s + R_i}$ . The last expression of Eq. (5.1) clearly states that overall gain  $A_r$  is less than intrinsic or open-loop gain A of the amplifier. However, it also suggests changes that can be made in the parameters of the amplifier for maximizing the overall gain  $A_p$  which was our initial goal. Thus for an ideal amplifier:

- (a)  $R_i \to \infty$ , so the entire source voltage  $v_s$  is developed across  $R_i$  (in other words, all of  $v_s$  is placed across the amplifier input) and the input source  $v_s$  does not have to develop any power ( $i_i = 0$  when  $R_i = \infty$ ).
- **(b)**  $R_o \rightarrow 0$ , so all of the available voltage  $Av_i$  is developed across  $R_L$  and none of it is lost internally. Also if it were possible to have  $R_o$  be equal to 0, the amplifier would then be a source of infinite power; hence, the smaller  $R_o$  in a real amplifier, the less effect a load has on the amplifier (in other words,  $R_L$  does not "load" the amplifier).
- (c)  $A \to \infty$  (for obvious reasons) and *A* should be constant with frequency, that is, amplify all frequencies equally.

In conclusion, we can state that.

$$\operatorname{ideal} A_r = \lim_{\substack{R_i \to \infty \\ R_o \to 0}} A_r = A \tag{5.2}$$



**FIG. 5.3** (a) An ideal amplifier is represented by input terminals which are open-circuited ( $R_i = \infty$ ) and output terminals which connect to a controlled voltage source. (b) Source and load are connected to an ideal amplifier.

An ideal amplifier can be represented as in Fig. 5.3a or as in Fig. 5.3b, which shows source and load connected to the input and output terminals.<sup>3</sup> When designing a practical amplifier, we should be aware of these characteristics and use them as a guide in the design. For example, the first stage of a multistage, high-gain amplifier should have an input impedance as high as possible to accommodate feeble input sources that, by their very nature, are high-impedance sources.

#### Example 5.1

Temperature variations are to be recorded on a chart recorder. The output of a temperature transducer (a device that converts temperature to low-level voltages) must be sufficiently amplified so it can drive the chart recorder (a transducer that converts voltage levels to pen positions). At maximum temperature the transducer puts out 10 mV. The chart recorder requires 1 V for maximum pen position. If we were to use an amplifier such as that in Fig. 5.2b with an open-loop gain A = 1 V/10 mV = 100, what would the pen position be at maximum temperature? The temperature transducer has an internal impedance of 600  $\Omega$ , the chart recorder has an internal impedance is 3000  $\Omega$ , and the amplifier output impedance is 200  $\Omega$ .

The open-circuit voltage of the temperature transducer at maximum temperature is 10 mV, of which only 10 mV (3000/(600 + 3000)) = 8.33 mV is available for amplification because of voltage division between source and amplifier input resistance. The open-circuit voltage of the amplifier is therefore  $100 \times 8.33 = 833$  mV, of which only  $833 \times (1200/(200 + 1200)) =$  741 mV is available to the chart recorder because of voltage division. Hence the overall gain  $A_r$  of the amplifier is  $A_r = v_0/v_i = 741/10 = 74.1$  (this result could have also been obtained from Eq. (5.1). The chart recorder will therefore read 71.4% of maximum at maximum temperature.

Let us now proceed with the analysis of the beginning stage of a multistage amplifier, and after that progress through the amplifier to the larger-voltage amplifier stage, and finally to the power amplifier stage.

<sup>3</sup>We will shortly show that an operational amplifier (op amp), which is an integrated circuit chip of a multistage, high-gain voltage amplifier, comes close to the specifications of an ideal amplifier. As such, it finds wide use in industry.

# 5.3 Small-signal amplifiers

We showed in the previous chapter that gain of an amplifier could be obtained by a graphical method, simply by comparing output and input voltage swings. This method, however, becomes useless when millivolt input signals are plotted on characteristic curves that have an axis in the volt range. Thus for input stages of an amplifier, the input signal variation becomes a dot on the characteristic curves and gain cannot be read off. This problem, however, can be converted to our advantage as follows: even though the transistor characteristic curves are nonlinear, using a small portion of the curve allows us to approximate the curve by a straight line. Thus for small input signals, we can linearize the transistor, which until now was a mysterious, three-terminal, nonlinear device. It can now be replaced by resistors and a controlled source. A transistor circuit can then be treated as an ordinary circuit, which is a big advantage when analyzing transistor amplifiers.

## 5.3.1 Small-signal model (FET)

If we look at FET characteristics of, say, Figs. 4.8d or 4.16d, we observe that the current  $I_d$  depends on the gate voltage  $V_{gs}$  as well as the drain voltage  $V_{ds}$ , i.e.,

$$I_d = I_d \left( V_{gs}, \, V_{ds} \right) \tag{5.3}$$

For small signals which have small excursions  $\Delta$  about the *Q*-point (operating point), we have from elementary calculus.

$$\Delta I_d = \frac{\partial I_d}{\partial V_{gs}} \Delta V_{gs} + \frac{\partial I_d}{\partial V_{ds}} \Delta V_{ds}$$
(5.4)

We can identify the  $\Delta$ 's with the varying or the AC part of the total signal. For example,  $I_d = I_{d,Q} + \Delta I_d = I_{d,Q} + i_d$  (see Fig. 4.13b), where small-case letters are used to represent the AC part of the signal. Eq. (5.4) can then be written as.

$$\dot{i}_d = g_m v_{gs} + \frac{1}{r_d} v_{ds}$$
 (5.5)

where  $g_m = \Delta I_d / \Delta V_{gs}$  and is called the *transconductance* and for most FETs has values in the range of 1000–10,000 µS. It is a measure of the effectiveness of drain current control by the gate voltage. Transconductance is obtained experimentally by holding the drain– source voltage constant and taking the ratio of changes of drain current to gate voltage. It is frequently used as a measure of quality of a FET transistor. The other parameter, a measure of the small upward tilt of the output characteristics in Fig. 4.16d, is the drain resistance  $r_d = \Delta V_{ds} / \Delta I_d$ , obtained by holding the gate voltage constant. A typical value is 50 kΩ.

Expression (5.5) is an equation for current summation at a single node; the circuit corresponding to this equation is a current source in parallel with a resistor as shown in Fig. 5.4b. Thus the AC equivalent circuit for the FET transistor at its output terminals is




FIG. 5.4 (a) A FET and its (b) small-signal model. (c) The equivalent voltage-source model for a FET.


a practical source. It was shown in Section 1.6 that a practical source can have the form of Norton's equivalent circuit (current source in parallel with a resistor) or that of Thevenin's equivalent circuit (voltage source in series with a resistor). Thus an alternate way to represent a FET is by Thevenin's equivalent circuit, shown in Fig. 5.4c. We can go back and forth between these two circuits by noting that as long as the impedance and the open-circuit voltage at the two terminals is the same, the circuits are equivalent. Therefore, the magnitude of the voltage source in Thevenin's equivalent is  $g_m r_d v_{gs}$  or simply  $Av_{gs}$ , where  $g_m r_d = A$  is a dimensionless factor which is the voltage gain of the transistor.<sup>4</sup>

Let us now see how a typical amplifier circuit, such as that in Fig. 5.5, simplifies by use of the small-signal model. Fig. 5.5a shows a FET amplifier with a bypass capacitor, coupling capacitors, a source  $v_i$  connected to the input, and the output terminated in a load resistor. Fig. 5.5b shows the same circuit but with the transistor replaced by the smallsignal equivalent circuit. For small-amplitude signals we now have an ordinary circuit (*ordinary* means that the mysterious transistor has been replaced by a current source and resistor). We can simplify it further by noting that in an AC circuit,<sup>5</sup> large capacitances can be replaced by short circuits, giving us the circuit in Fig. 5.5c. The input impedance is seen to be determined by the parallel combination of the biasing resistors  $R_1$  and  $R_2$ . If they are of high resistance, which they usually are so as to avoid loading the input source, we can approximate  $R_1 \parallel R_2$  by infinite resistance. Furthermore, if we use Thevenin's equivalent in place of Norton's we arrive at the final form of the equivalent circuit<sup>6</sup> shown

<sup>5</sup>For audio amplifiers, high-value capacitors should begin to act as shorts  $(1/\omega C \approx 0)$  for frequencies larger than 20–30 Hz (note that "short" is an abbreviation for "short circuit").

<sup>6</sup>From a cursory examination, the equivalent circuits of Figs. 5.5b, c, and d appear to have two independent halves. Obviously this is not the case as the two halves are linked by the input voltage  $\nu_{gs}$ , which appears as the controlling voltage in the output half.

<sup>&</sup>lt;sup>4</sup>We should now distinguish between dependent and independent sources. An independent voltage (denoted by  $\pm$ ) or current (circle with an arrow  $\uparrow$ ) source delivers an unchanging magnitude of voltage or current (examples are a battery and an outlet with 120 V<sub>AC</sub>). A dependent source, on the other hand, has its magnitude controlled by some other quantity, usually a voltage or current that can be anywhere in the circuit. For example, the dependent sources of Figs. 5.3 and 5.4 are in the output circuit but are controlled by a voltage at the input. A controlled or dependent voltage source is denoted by a diamond with a plus–minus sign and a dependent current source by a diamond with an arrow.



**FIG. 5.5** (a) A FET amplifier. (b) The transistor is replaced by the small-signal model. (c) AC equivalent circuit. (d) Same circuit as (c), except that  $R_1 \parallel R_2$  is approximated by infinity.

in Fig. 5.5d, which depicts the FET to be a voltage-controlled amplifier (the controlling voltage is the input voltage). The input to the amplifier is shown as an open circuit, which is a reasonable approximation for FETs as their input impedance is very high, typically  $10^{14} \Omega$ .

We have now succeeded in reducing a typical FET transistor amplifier (Fig. 5.5a) to the elementary amplifier form (Fig. 5.2b) that we considered at the beginning of the chapter. In Fig. 5.2b we used Thevenin's theorem to show that the essential components of an

amplifier are a resistance at the input terminals and a practical source at the output terminals. Comparing the equivalent circuit of Fig. 5.5c or d to that of Fig. 5.2b, we see obvious similarities.

The gain  $A_r = v_{out}/v_{in}$  of the amplifier can now be readily obtained by first finding the output voltage.

$$v_{\text{out}} = -\frac{Av_{gs}}{r_d + R_L} R_L = -g_m v_{gs} \frac{r_d R_L}{r_d + R_L}$$
(5.6)

The real signal gain of the FET transistor amplifier is then

$$A_r = \frac{v_{\text{out}}}{v_{\text{in}}} = \frac{v_o}{v_{gs}} = -g_m \frac{r_d R_L}{r_d + R_L} \approx -g_m R_L \Big|_{r_d > > R_L}$$
(5.7)

where the approximation  $r_d \gg R_L$ , valid for most transistors in practical situations, was made. The last expression in Eq. (5.7) is very useful: it states that for amplifier gain *the important parameters are the transconductance*  $g_m$  of the transistor and the external load resistance  $R_L$ . Often, the easiest way to increase gain is simply to increase the external load resistance. Should this not be practical, then either a transistor with greater transconductance tance or an additional amplifier stage should be used.

#### Example 5.2

Apply the gain formula (5.7) to find the gain of the FET amplifier shown in Fig. 5.5. Use the resistance values and the output characteristics graph that were used in Example 4.7 to obtain the gain graphically for the amplifier in Fig. 4.16a.

In order to calculate the gain mathematically using Eq. (5.7), we need to first calculate the transconductance  $g_m$  and output resistance  $r_d$  from the graph in Fig. 4.16d. Using an area centered around the *Q*-point, we obtain the transconductance (while holding  $V_{ds}$  constant, or equivalently  $v_{ds} = 0$ ) as.

$$g_m = \frac{\Delta I_d}{\Delta V_{gs}} = \frac{(2.3 - 1.7) \text{ mA}}{(-0.5 - (-0.7)) \text{ V}} = \frac{0.6}{0.2}$$
  
= 3 mS = 3 × 10<sup>-3</sup>S.

Similarly for the output resistance, which is the slope of the output characteristic curves near the *Q*-point, we obtain (holding  $V_{gs}$  constant or what amounts to the same thing,  $v_{gs} = 0$ )  $r_d = \frac{\Delta V_{ds}}{\Delta I_d} = (10-0) \text{ V}/(2.1-1.9) \text{ mA} = 10/0.2 = 50 \text{ k}\Omega$ . In Example 4.7 the load resistance was given as  $R_{\rm L} = 1.6 \text{ k}\Omega$ . Thus  $r_d$  is much larger than  $R_{\rm L}$ , which justifies use of the last expression in Eq. (5.7). Hence, the gain for the FET amplifier is  $A_r = -g_m R_{\rm L} = (-3 \times 10^{-3}) (1.6 \times 10^3) = -4.8$ . This result compares favorably with the gain of -5 obtained graphically in Example 4.7.

### 5.3.2 Small-signal model (BJT)

Similarly to the previous section, we would now like to develop a linear circuit model for BJT transistors which is valid for small input signals. As in the previous section, we will equate the small signals with the AC signals that need amplifying and that normally ride on top of the DC voltages and currents at the *Q*-point. If we examine typical BJT characteristics, Figs. 4.7, 4.13, or 4.14, we find them highly nonlinear, but if the excursions about a point (like the *Q*-point) along one of these curves are small, the nonlinear curves can be approximated by straight lines at that point. Proceeding as in the case of the FET, we note that the collector current  $I_c$  in the above-mentioned figures depends on the base current and the collector voltage, i.e.,

$$I_c = I_c(I_b, V_{ce}) \tag{5.8}$$

Differentiating, using the calculus chain rule, gives us an expression in which the  $\Delta$ 's can be associated with small variations in total voltage or current (generally about the *Q*-point of a properly biased transistor):

$$\Delta I_c = \frac{\partial I_c}{\partial I_b} \Delta I_b + \frac{\partial I_c}{\partial V_{ce}} \Delta V_{ce}$$
(5.9)

As before, we identify the small variations with the AC part of the signal,<sup>7</sup> i.e.,  $i_c = \Delta I_c$ ,  $i_b = \Delta I_b$ , and  $v_{ce} = \Delta V_{ce}$ , and  $\partial I_c / \partial I_b$  with the current gain  $\beta$  (evaluated at the *Q*-point with  $V_{ce}$  constant,  $\beta$  is also known as  $h_f$ ) and  $\partial I_c / \partial V_{ce}$  with the slope of the collector characteristics (with  $I_b$  constant), usually called the collector conductance  $h_o$  or collector resistance  $r_c = 1/h_o$ . Thus, the output of the small-signal model is characterized by.

$$i_c = \beta i_b + \frac{1}{r_c} v_{ce} \tag{5.10}$$

for which the equivalent circuit is given in Fig. 5.6b. As in the case of the FET (or Fig. 5.4b), at the output terminals (which are the collector–emitter terminals), the BJT is represented by a controlled-current source in parallel with a resistance.

What about the input terminals of a BJT amplifier—how do we characterize them? In the case of the FET, the input terminals were simply represented by an open circuit as shown in Fig. 5.5d, which is a valid representation as the input resistance of FETs is very high, typically  $10^{14} \Omega$ . For the BJT, on the other hand, this would not be a valid approximation, as the BJT by its very nature is a current-controlled amplifier, whereas the FET is a voltage-controlled amplifier.<sup>8</sup> To find the input resistance, we must remember that a BJT operates properly only if the input junction is forward-biased; in other words, the base–emitter junction must be at

<sup>&</sup>lt;sup>7</sup>The convention that each voltage and current is a superposition of a DC component (the *Q*-point current or voltage) and a small AC component is used (see Fig. 4.11 or Fig. 4.13b). DC components are denoted by uppercase letters and AC components by lowercase letters (as, for example,  $I_b = I_{b,Q} + \Delta I_b = I_{b,Q} + i_b$ ).

<sup>&</sup>lt;sup>8</sup>Current-controlled devices must have a low input resistance in order to have adequate current flow into the device, whereas voltage-controlled devices must have high input resistance in order to have adequate voltage developed across their terminals.




FIG. 5.6 (a) The equivalent circuit for the small-signal model of a BJT transistor. (b) Current-source model. (c) Voltage-source model.

the turn-on voltage  $V_{be} \approx 0.7$  V. If it is less<sup>9</sup> than 0.7 V, the transistor is reverse-biased and no emitter or collector current will flow, i.e., the transistor is cut off. Therefore, for DC biasing voltages, which are on the order of a volt, the input junction acts as a forward-biased diode and can be modeled as such. The situation is different, though, when a small signal voltage on top of the 0.7 V<sub>DC</sub> is applied to the input (base–emitter junction), as in Fig. 5.6. Then the small changes in  $V_{be}$  (denoted as  $v_{be}$ ), which are in response to a weak input signal, will cause  $i_b$  to change and  $i_c$  to change greatly but in unison ( $i_c = \beta i_b$ ). The input resistance that a signal source will "see" and which we are trying to find can be determined from the characteristics of a forward-biased diode, which are given in Fig. 4.5, with a vertical axis  $I_b$  and horizontal axis  $V_{be}$ . Hence, using Eq. (4.5) under forward bias, when the -1 term is negligible in comparison with the exponential term, we have.

$$I_b = I_o \exp\left(eV_{be}/kT\right) \tag{5.11}$$

To obtain the resistance to small changes in current, we take the total derivative of Eq. (5.11).

$$\Delta I_b = (\partial I_b / \partial V_{be}) \Delta V_{be} \tag{5.12}$$

and (using Ohm's law) identify the partial derivative term with the input resistance  $r_i$ . The steps in detail are  $r_i = 1/(\partial I_b/\partial V_{be}) = 1/(I_b e/kT)$ , which at room temperature  $(T = 20^{\circ}\text{C} = 293 \text{ K})$  gives.

$$r_i = \frac{0.025}{I_b} = \beta \frac{0.025}{I_c} \tag{5.13}$$

where kT/e = 0.025 V,  $k = 1.38 \times 10^{-23} J/K$ ,  $e = 1.6 \times 10^{-19}$ C, and  $I_b$  and  $I_c$  are the total currents at the *Q*-point. Eq. (5.12) can now be stated as.

$$i_b = \frac{1}{r_i} v_{be} \tag{5.14}$$

<sup>&</sup>lt;sup>9</sup>It cannot be more, as an attempt to increase the voltage above 0.7 V will only increase the current drastically, as shown in Fig. 4.5, without increasing the voltage.

To summarize, we can say that for small signals ( $v_{be}$  and  $i_b$ ) the base–emitter junction acts as resistor and not as a diode (the junction does act as a diode for larger voltages). Typical common-emitter values for  $r_i$  are 1–3 k $\Omega$ , for  $\beta$  are 50–150, and for  $r_c$ are 10<sup>5</sup>  $\Omega$  (in the literature  $r_c$  is also known as  $1/h_o$ ,  $r_i$  is known as  $r_{\pi}$  or as  $h_i$ , and  $\beta$  as  $h_f$ ). Eqs. (5.14) and (5.10) define the small-signal model of the BJT amplifier for which the equivalent circuit is shown in Fig. 5.6. The current source is seen to be controlled by the input current  $i_b$ . The input voltage  $v_{be}$  is equally suitable to control the source, because input current and voltage are related as  $i_b = v_{be}/r_i$ . Hence  $\beta i_b = \beta v_{be}/r_i = g_m v_{be}$ , which also gives the transconductance of a BJT as  $g_m = \beta/r_i$ . For direct comparison with the equivalent circuit for the FET and for deriving the voltage-source equivalent circuit for the BJT (Fig. 5.6c), a knowledge of  $g_m$  for a BJT is valuable. However, for BJTs, the parameter most often used is the current gain  $\beta$  and not  $g_m$ , which finds primary use in FET circuits.

The BJT equivalent circuit is very similar to that of the FET (Fig. 5.4), except for the infinite input resistance of the FET, whereas the BJT has a finite input resistance which is rather small— $r_i$  is typically 1 k $\Omega$ .

Let us now see how a typical BJT amplifier circuit, such as that in Figs. 4.14, 4.18, and 5.7, simplifies by use of the small-signal model. Fig. 5.7a shows a BJT amplifier with a bypass capacitor, coupling capacitors, a source  $v_i$  connected to the input, and the output terminated in a load resistor. In Fig. 5.7b, we have replaced the BJT by its AC equivalent circuit and shorted the battery (as the AC voltage across the battery is zero, it acts as a short for AC and hence all power supply or battery nodes are AC ground). For sufficiently high frequencies (typically larger than 20 Hz), the capacitors act as shorts, which gives us the circuit of Fig. 5.7c. To ensure that most input power flows into the  $r_i$  of the amplifier and not into the biasing resistors  $R_1$  and  $R_2$  (where it would be wasted), the parallel combination of  $R_1$  and  $R_2$  is usually larger than the load resistance  $R_L$  (typically 10 k $\Omega$ ). Neglecting the biasing and collector resistances gives the simple equivalent circuit of Fig. 5.7d, for which the real voltage gain is readily obtained as.

$$A_{o} = \frac{v_{out}}{v_{in}} = \frac{v_{o}}{v_{be}} = -\frac{\beta i_{b} R_{L}}{i_{b} r_{i}} = -\frac{\beta R_{L}}{r_{i}} = -g_{m} R_{L}$$
(5.15)


Similarly, the current gain of the amplifier is.

$$A_i = \frac{i_{\text{out}}}{i_{\text{in}}} = \frac{i_o}{i_b} = \frac{\beta i_b}{i_b} = \beta$$
(5.16)

The current gain of the amplifier is thus simply the current gain factor  $\beta$  of the transistor (provided the current in  $r_c$  can be neglected in comparison with that in  $R_L$ ). For the BJT, the power gain can also be stated as.

<sup>&</sup>lt;sup>10</sup>To keep the *Q*-point from wandering along the load line and to stabilize the  $\beta$  of the transistor, a good design procedure is to have the current through the biasing resistors  $R_1$  and  $R_2$  be approximately 10 times as large as the current into the base  $I_{b^*}$ 

196 Electronics and communications for scientists and engineers



**FIG. 5.7** (a) A BJT amplifier. (b) The transistor is replaced by the small-signal model. (c) AC equivalent circuit. (d) Simplified AC circuit, assuming that  $R_1 || R_2 \gg r_i$  and  $r_c \gg R_L$ .

$$A_{p} = \frac{P_{\text{out}}}{P_{\text{in}}} = \frac{v_{o}i_{o}}{v_{i}i_{i}} = A_{v}A_{i} = \frac{(\beta i_{b})^{2}R_{\text{L}}}{i_{b}^{2}r_{i}} = \frac{\beta^{2}R_{\text{L}}}{r_{i}}$$
(5.17)

where we have neglected the minus sign.

Once again, as in the case of the FET amplifier, we have shown that we can reduce the BJT amplifier to its fundamental form as shown in Fig. 5.2b. Comparing the circuit of Fig. 5.7d to that of Fig. 5.2b, we see the obvious similarities (the comparison is even better if in the circuit of Fig. 5.7d we convert the current source to a Thevenin-type voltage source).

#### Example 5.3

Design an amplifier of the type shown in Fig. 5.7a which is to drive another amplifier whose input impedance is 10 kΩ; i.e., assume the amplifier of Fig. 5.7a has a load resistance of  $R'_{\rm L} = 10$ kΩ connected across its output terminals. The requirement is to develop 1 V across the input of the second amplifier when a 100 Hz voltage source ( $v_s = 10$  mV in series with a resistance  $R_s$ ) is connected across the input of the amplifier under design. The circuit of the amplifier under design looks like that of Fig. 4.18a. In the design use the BJT collector characteristics of Fig. 4.14d, have the load line go through the middle of the active area, and have the *Q*-point be in the middle of the load line. For the power supply voltage use  $V_{\rm CC} = 12$  V. Specify  $R_{\rm L}$ ,  $R_{\rm E}$ ,  $R_{\rm 1}$ ,  $R_{\rm 2}$ , input impedance  $Z_i$  and output impedance  $Z_o$  (as seen by the input of the second amplifier), and the value of  $R_s$  to give the desired 1 V output.

DC Design The DC equivalent circuit is given in Fig. 4.18b. If the load line goes through the two points  $V_{ce} = 12$  V and  $I_c = 6$  mA in Fig. 4.14d, we have for  $R_L + R_E = 12$  V/ 6 mA = 2 k $\Omega$ . A Q-point in the middle of the load line gives  $V_{ce,Q} \approx 6.2$  V,  $I_{c,Q} \approx 2.8$  mA, and  $I_{b,Q} \approx 50 \ \mu$ A. We must now choose  $R_{\rm E}$ : a larger  $R_{\rm E}$  will stabilize the circuit better but will also reduce the gain as the available amplified voltage is developed only across  $R_{\rm L}$ . Let us choose  $R_{\rm E} \approx 0.1 R_{\rm L}$  as a reasonable compromise—we can always make it larger should excessive environmental temperature variations necessitate it. This gives  $R_{\rm E} =$  $0.2 \text{ k}\Omega$  and  $R_{\rm L} = 1.8 \text{ k}\Omega$ . The voltage drop across  $R_{\rm E}$  is therefore  $0.2 \text{ k}\Omega \times 2.8 \text{ mA} = 0.56 \text{ V}$ , which places the emitter voltage 0.56 V above ground. Since the base-emitter voltage must be 0.7 V for the transistor to be on, the voltage at the base must be 0.56 + 0.7 = 1.26 V above ground, which the biasing voltage divider must provide. Thus,  $R_1 = 1.26 \text{ V}/I_1$ , except that we have not chosen a value for  $I_1$ . Since we desire a stable current flowing into the base, which is provided by the voltage divider  $R_1$  and  $R_2$ , a good engineering practice is for the current in the biasing resistors to be about  $10I_{b}$ . Of course, the larger the current through  $R_1$  and  $R_2$ , the more stable  $I_b$  is when the temperature fluctuates. However, the power consumption in the biasing resistors will increase, the input impedance will decrease, and the current gain of the amplifier is reduced, all undesirable affects. As a compromise, choose  $I_1 \approx 10i_b = 0.5$  mA, which gives for  $R_1 = 1.26/0.5 = 2.52 \text{ k}\Omega$ . To find the other biasing resistor, we note that  $R_1 + R_2 = V_{\text{CC}}/2$  $I_1 = 12 \text{ V}/0.5 \text{ mA} = 24 \text{ k}\Omega$ , which gives  $R_2 = 24 \text{ k}\Omega - R_1 = 21.48 \text{ k}\Omega$ . This completes the DC design: the Q-point as well as the  $\beta$  of the transistor which can vary with temperature variations should be well stabilized in this circuit.

*AC Design* The equivalent AC circuit of the amplifier is given by Fig. 4.18c. From the output characteristics in Fig. 4.14d, we find  $\beta \approx 60$ ,  $r_c$  (which is difficult to estimate because of the small slope) is  $\approx 60 \text{ k}\Omega$ , and  $r_i$ , using Eq. (5.13), is  $0.025 \times 60/2.8 = 536 \Omega$ . Now that we have these values, we can calculate the gain and the impedances. The voltage gain, using Eq. (5.15), is  $A_v = -\beta (R_L ||R_L')/r_i = -60 \times (1.8 \text{ k}\Omega || 10 \text{k}\Omega)/0.536 \text{ k}\Omega = -171$ .

This gain is too large as it would result in a 10 mV × 171 = 1.71 V at the input of the second amplifier when only 1 V is desired. To reduce this voltage, we can reduce the input voltage from 10 mV to 5.8 mV by increasing the source resistance  $R_s$  such that the voltage divider action of  $R_s$  and  $r_i$  gives 10 mV ×  $r_i/(r_i + R_s) = 5.8$  mV at the input of the amplifier under design. Since  $r_i = 536 \Omega$ , we obtain for  $R_s = 407 \Omega$ . Hence an input source of  $v_s = 10$  mV which is in series with  $R_s = 407 \Omega$  will produce, after amplification, 1 V at the input of the second amplifier. The input impedance which the source sees is  $Z_i = r_i = 536 \Omega$ , and the output impedance of the amplifier under design and what the input of the second amplifier sees is  $Z_o = R_L = 1.8 \text{ k}\Omega$  (if a more accurate answer for  $Z_o$  is needed use  $R_L \parallel r_c$ ).

## 5.3.3 Comparison of Amplifiers

We have already observed that the FET is basically a voltage amplifier (strictly speaking, a voltage-controlled current source) and the BJT a current amplifier (strictly speaking, a current-controlled current source). Only a trickle of electrons is needed to activate a FET, implying that its input impedance is very high, which in turn makes the FET ideally suited as a front-end stage in amplifiers where the input signals are very weak (low power). Such an amplifier would not load a weak input source (it would not draw any appreciable current from the source), allowing all of the voltage of the source-often in the microvolt range-to appear across the input of the amplifier. Because of the high input impedance,<sup>11</sup> the power gain of FETs can be very large, which is of little importance unless we are considering the final stages of an amplifier (see Fig. 5.1). Throughout most of the amplifier we need signal gain, which means voltage gain. Being fundamentally a current amplifier implies that the BJT has a low input impedance, typically a thousand ohms. Except for that shortcoming, it generally has superior voltage gain when compared to the FET, and hence is an ideal amplifier to follow a first-stage FET amplifier. It goes without saying that the high gain of practical amplifiers is obtained by cascading many amplifier stages, each with different properties.

The output impedance  $Z_o$  FET and BJT amplifiers, which is the parallel combination of  $r_d$  or  $r_c$  with a load resistance  $R_L$ , is typically 5k $\Omega$ . As the internal load impedance  $R_L$  (in contrast to the external load impedance  $R_L'$  shown in Fig. 4.18a) is ordinarily much smaller than  $r_d$  or  $r_c$ , we can state that  $Z_o \approx R_L$ . An output impedance of 5k $\Omega$  is a rather high value and is frequently not suitable for driving a following stage. What we need is a buffer that could be inserted between two amplifier stages. The buffer should have a high input impedance (in the megaohms) and a low output impedance (about a hundred ohms). Such a device is called an *emitter follower* (a grounded or common collector BJT) or a source follower (a grounded or common drain FET); it has a voltage gain of 1 but transforms the output impedance to about 100  $\Omega$ . Thus a common source FET followed by an emitter follower or a source follower is an excellent two-stage amplifier with the desirable

<sup>&</sup>lt;sup>11</sup>Convention is to refer to input and output impedance, even though in most practical cases it is a resistance.

properties of very high input impedance and very low output impedance. In integrated form it is very small and makes an excellent input amplifier, commonly used in instruments such as the oscilloscope.

Another possible, though infrequently used, configuration is the grounded or common base BJT and the grounded or common gate FET. This configuration is characterized by an unusually low input impedance (as low as  $20 \Omega$ ), which is generally undesirable.

To summarize other differences, we can state that the BJT is a bipolar (two *pn*-junctions with flow of majority and minority current) device, whereas the FET is unipolar (one junction with majority current only). The BJT is a more linear device—the output characteristic curves are straighter and more evenly spaced than those of FETs. The FET has lower power consumption and can be made smaller and cheaper but the BJT is more rugged, can handle higher power loads, has a wider frequency response, and, because it has a larger transconductance (typically the  $g_m$  for BJTs is 50,000 µS and that for FETs is 2000 µS), can have a substantially higher voltage gain.

# 5.4 Decibel notation for gain

For proper operation of a system, such as a communication network, we find that amplifiers and other devices such as filters, signal processing circuits, transmission lines, etc., are cascaded (output of one device connected to the input of the next). For example, even a typical amplifier is a cascading of a preamplifier, main amplifier, and a power amplifier, often in one enclosure. When calculating the gain of such a chain, it is more convenient to add the logarithm of the gain than to multiply the gain of the individual stages. Specifying power gain *A* in decibels (dB) of cascaded gains  $A_1$ ,  $A_2$ ,  $A_3$ , ×, that is, when  $A = A_1 \times A_2 \times A_3$ ..., we have.<sup>12</sup>

$$A_{dB} = 10 \log A = 10 \log A_1, A_2, A_3, \dots$$
  
= 10 log A<sub>1</sub> + 10 log A<sub>2</sub> + 10 log A<sub>3</sub> + \dots  
= A<sub>1,dB</sub> + A<sub>2,dB</sub> + A<sub>3,dB</sub> + \dots  
(5.18)

As an example, a system consisting of a transmission line which has a power loss of 2 dB, a filter with a power loss of 3 dB, and an amplifier with a power gain of 20 dB would have an overall system gain of 15 dB (-2 dB - 3 dB + 20 dB = 15 dB).

"Decibel" has meaning only when the ratio of two numbers is involved. For a device with input and output terminals such as an amplifier, the power gain in dB is related to the log of the power ratio  $A = P_o/P_i$  as.<sup>13</sup>

<sup>&</sup>lt;sup>12</sup>For simplicity, we are omitting the subscript *p* in the symbol for power gain  $A_p$ . Also note, that if current gain is  $A_i = I_2/I_1$  and voltage gain is  $A_\nu = V_2/V_1$ , then power gain is  $A_p = |A_iA_\nu|$ .

<sup>&</sup>lt;sup>13</sup>Even though the decibel is a measure of relative power, we can also use it to state absolute power by defining a reference power level, which in engineering practice is taken as 1 milliwatt (mW) for  $P_i$ . Consequently, an amplifier with a 15 W output is 10 log(15/0.001) = 41.8 dB above the reference level of 1 mW. The symbol "dBm" is used to indicate a reference level of 1 mW. Hence the above amplifier would be referenced as 41.8 dBm.

$$A_{\rm dB} = 10\log A = 10\log \frac{P_{\rm out}}{P_{\rm in}} \tag{5.19}$$

where the logarithm is to base 10. If the output of an audio amplifier is 3 W (watts) but can be changed to 6 W, then  $dB = 10 \log(6/3) = 3.01$ . A change in power of 2:1 increases the power level by 3 dB. Since 3 dB is a minimum change in power level that an average person can perceive (1 dB is the minimum change in level detectable by the human ear), it is surprising to many that doubling the power produces only a slightly noticeable change in sound. Increases in power level by 10, 100, and 1000 correspond to increases in dB by 10, 20, and 30. Similarly, decreases in power level by the same amount, correspond to -10 dB, -20 dB, and -30 dB.


Since power is proportional to the square of voltage or current, Eq. (5.19) may also be expressed as  $A_{dB} = 10 \log (V_o^2/R_o)/(V_i^2/R_i)$ , and if  $R_o = R_i$ , as  $20 \log V_o/V_i = 20 \log I_o/I_i$ . It is common practice to use this last expression even when  $R_o \neq R_i$ . Furthermore, the dB is such a convenient measure that voltage gains of amplifiers are calculated in this manner. Thus an amplifier with a signal gain of 1000, indicating that its output voltage  $V_o$  is 1000 times larger than its input voltage  $V_i$ , has a voltage gain of 60 dB. In general, when comparing two signals, if one signal has twice the amplitude of a second, we say it is +6 dB relative to the second. A signal 10 times as large is +20 dB, a signal 1/10 as large is -20 dB, and a signal 1/1000 as large is -60 dB.

# 5.5 Frequency response of amplifiers

The gain *A* that we calculated in the previous sections was assumed to be constant, independent of the magnitude or the frequency of the input signal. In practice, *A* can remain constant only over a finite range of frequencies, known as the *midband*. The gain in this range is known as *midband gain*. For frequencies lower and higher than the midband, the gain of the amplifier decreases and continues to decrease until the gain reduces to zero. The causes of this gain reduction are the coupling capacitors at low frequencies and shunting capacitances at the high frequencies. Let us consider the low frequencies first.

## 5.5.1 Loss of gain at low frequencies

Fig. 5.8a shows a typical two-stage, RC-coupled amplifier. The coupling capacitors between amplifier stages and any resistance before or after the capacitor form a high-pass filter of the type shown in Fig. 2.7a. The purpose of *C* is to prevent DC from reaching the input of the following amplifier (where it could saturate the base or gate) but not to prevent signal frequencies from reaching the input. As pointed out in Section 2.3, this action is not perfect: in addition to blocking DC, the low frequencies are also attenuated. Attenuation can be calculated by considering the small-signal equivalent circuit, shown in Fig. 5.8b, where the biasing resistors  $R_1$  and  $R_2$  have been neglected as they are usually much larger than the input resistance  $r_i$  of the following amplifier (we can always include them by considering the parallel combination  $R_1 || R_2 || r_i$ ). The midband gain (the *C*'s have



**FIG. 5.8** (a) A two-stage amplifier. (b) Small-signal equivalent circuit of the first stage at low frequencies. The input resistance  $r_i$  acts as an external load resistance. (c) Band-pass of the amplifier, showing attenuation at low and high frequencies.

negligible reactance  $(1/\omega C)$  at midband and are assumed to be short circuits) of the first amplifier, using Eq. (5.15), is  $A_v = v_{b2}/v_{b1} = -g_m(R_L || r_i)$ , where || denotes the parallel combination of  $R_L$  and  $r_i$ . At lower frequencies, when the reactance of *C* increases to where it is comparable to  $r_i$  and  $R_L$ , we have for gain.

$$A_{o.l} = \frac{v_{b2}}{v_{b1}} = -\frac{i_2 r_i}{v_{b1}} = -g_m \frac{r_i R_L}{r_i + R_L} \frac{j\omega C(r_i + R_L)}{1 + j\omega C(r_i + R_L)}$$
(5.20)

where  $i_2$  is obtained (by current division) from Fig. 5.8b as.

$$i_2 = g_m v_{b1} \frac{R_{\rm L}}{R_{\rm L} + r_i + 1/j\omega C}$$
(5.21)

The low-frequency gain is thus seen to be equal to the midband gain multiplied by a filter function, that is,  $A_{v,l} = A_v \times j\omega C(r_i + R_L)/(1 + j\omega C (r_i + R_L))$ . As the frequency  $\omega$  increases toward midband and higher, the filter term multiplying  $A_v$  becomes unity, that is,  $\lim_{\omega \to \infty} A_{v,l} = A_v$ . Hence, coupling capacitors do not affect the gain at higher frequencies. If we define a corner or half-power frequency as.

$$f_l = \frac{\omega_l}{2\pi} = \frac{1}{2\pi C(r_i + R_{\rm L})}$$
(5.22)

we can write the low-frequency gain as.

$$A_{v,l} = A_v \frac{jf/f_l}{1 + jf/f_l} = A_v \frac{1}{1 - jf_l/f}$$
(5.23)

Frequently only the magnitude of the gain is desired. The absolute value (which eliminates imaginary quantities) is then.

$$|A_{v,l}| = |A_v| \frac{1}{\sqrt{1 + (f_l/f)^2}}$$
(5.24)

and is plotted in Fig. 5.8c as the left-hand curve.<sup>14</sup> Coupling capacitors thus limit the lowfrequency performance of amplifiers. For more details on high-pass filters, see Fig. 2.7. The corner (also known as cutoff or half-power) frequency  $f_i$  is the frequency at which the gain is  $1/\sqrt{2}$  of midband gain, or equivalently is reduced by 3 dB from midband gain. The gain is seen to decrease by 20 dB every 10-fold decrease in frequency (the slope is 20 dB per decade). Hi-fi audio amplifiers, which need to reproduce low frequencies well, should have  $f_l = 20$  Hz or lower; otherwise the result is a tinny sound. To have good lowfrequency response in an amplifier, we need (see Eq. 5.22) large values for  $r_i$ ,  $R_L$ , and C, or we should entirely eliminate coupling capacitors and use only direct-coupled amplifiers. Direct-coupled amplifiers are more difficult to design are more critical, and are less flexible, but in integrated circuits their use is common since capacitors take up too much space. Similarly, because of the large area required bypass capacitors (which increase the gain of an amplifier stage) for the biasing resistors  $R_{\rm F}$  and  $R_D$  are impractical in integrated circuits. Nevertheless, cascaded direct-coupled amplifiers are a very useful form in miniaturized circuitry and, because they have no capacitive coupling reactance, they have another important feature: they have no low-frequency cutoff and will amplify down to  $f_l = 0$ , in other words, down to DC.

<sup>&</sup>lt;sup>14</sup>The midband gain  $A_v$  is thus seen to be multiplied by a high-pass filter function which is of the same form as the high-pass RC filter expression of Eq. (2.15).

#### Example 5.4

In the circuit shown in Fig. 5.8b, we have  $R_{\rm L} = 5 \, \mathrm{k}\Omega$  and  $r_i = 1 \, \mathrm{k}\Omega$ . Find the required value of the coupling capacitor *C* for  $f_l = 20$  Hz. Repeat for a FET amplifier for which  $R_g = 1 \, \mathrm{M}\Omega$ . For the BJT transistor, using Eq. (5.22), we obtain.

$$f_{l} = 20 \text{ Hz} = \frac{1}{2\pi C(1000 + 5000)}$$
$$C = \frac{1}{2\pi \cdot 20(1000 + 5000)} = 1.33\mu\text{F}$$

For the FET transistor, the equivalent FET input impedance  $r_i$  is very high and can be approximated by an open circuit. The input impedance to the amplifier is then determined by the biasing resistors, which we refer to as  $R_g$ , and which can be equal to  $R_{Th}$  of the FET amplifier circuit of Fig. 4.16. Therefore, for the FET.

$$f_l = 20 \text{ Hz} = \frac{1}{2\pi C (10^6 + 5000)}$$
$$C = \frac{1}{2\pi \cdot 20 \cdot 1.005 \cdot 10^6} = 0.008 \ \mu\text{F}$$

Because the input impedance of FETs is much higher than that of BJTs, much smaller coupling capacitors can be used for FET amplifiers. This is a great advantage in miniaturized circuits as lower-capacitance capacitors are typically smaller in size. As stated before, in integrated circuits, capacitors are omitted because of their bulkiness. Use is made of direct-coupled amplifiers which have no coupling or bypass capacitors even though direct-coupled amplifiers have lower gain than RC-coupled amplifiers.

## 5.5.2 Loss of gain at high frequencies

As the frequency increases above midband, we again find that gain begins to decrease below the midband gain value of  $A_v$ . We will also again find that a cutoff or half-power frequency  $f_h$  exists, at which the gain is reduced by 3 dB and above which the gain continues to decrease at a rate of 20 dB per decade. The gain characteristics of a typical amplifier are shown in Fig. 5.8b: constant gain around midband (or midrange frequencies) with gain falling off on either side of midband. This resembles band-pass characteristics, with a bandwidth defined by  $B = f_h - f_l$ , where subscripts h and l stand for high and low.

What causes the limitation to gain at high frequencies? The answer is that it is due to the small shunting (or parasitic) capacitance that exists between any two terminals. We know that any two conductors, when separated by a small distance, form an effective capacitor with capacitance given by the formula  $C = \epsilon A/d$ , where A is the *effective area* of each conductor and d is the *separation* (see Eq. 1.15). As shown in Fig. 5.9b, small stray capacitances  $C_{ce}$ ,  $C_{be}$ , and  $C_{cb}$  exist between any two terminals or leads of a transistor. These capacitances, although small (in the picofarad range), nevertheless become effective shunts at sufficiently large frequencies, with the effect that part of the signal current




FIG. 5.9 (a) Stray capacitances between terminals of a transistor. (b) High-frequency equivalent circuit of a two-stage amplifier. (c) Equivalent circuit of a single stage showing only the largest stray capacitance.

will flow through the shunt, thus decreasing the available signal current to any device that is connected after the shunt.

Fig. 5.9b gives the high-frequency equivalent circuit of the two-stage amplifier of Fig. 5.8. At midband frequencies and greater, the coupling and bypass capacitors C and  $C_E$  have a very low reactance and can be replaced by shorts, but the shunting capacitances now become important and are shown as dashed capacitors. To find the gain at frequencies above midband, we consider a single stage, shown in Fig. 5.9c, and only the largest capacitance  $C_d$ , which is the combination of  $C_{ce}$  and the shunting capacitance of the following stage. The voltage gain of this single stage can be stated as.

$$A_{v,h} = \frac{v_o}{v_{b1}} = \frac{-g_m v_{b1} (R_{\rm L} \| C_d)}{v_{b1}} = A_v \frac{1}{1 + j\omega R_{\rm L} C_d}$$
(5.25)

where  $v_o$  is given by the current  $g_m v_{b1}$  that flows through the parallel impedance  $R_L \parallel C_d = (R_L / j\omega C_d) / (R_L + 1 / j\omega C_d)$  and where the midband gain is given by  $A_v = -g_m R_L$ . Taking the absolute value, we obtain.<sup>15</sup>

$$|A_{o,h}| = |A_o| \frac{1}{\sqrt{1 + (f/f_h)^2}}$$
(5.26)

where the high-frequency cutoff or corner frequency is given by.

$$f_h = 1/2\pi R_{\rm L} C_d \tag{5.27}$$

Formula (5.26) is similar to Eq. (5.24), except for the corner frequency  $f_h$  being in the denominator, whereas in Eq. (5.24), the corner frequency  $f_l$  is in the numerator. We see that for frequencies smaller than  $f_h$ , the square root term becomes unity and the gain is the

<sup>&</sup>lt;sup>15</sup>The expression multiplying  $A_{\nu}$  in Eq. (5.25) is a low-pass filter function considered previously as Eq. (2.14).

midband gain  $A_v$ . For frequencies higher than  $f_{hv}$  the square root term can be approximated by  $f/f_{hv}$  and  $|A_{v,h}| \approx |A_v| f_{h}/f$ . The gain decreases as 1/f, or decreases with a slope of -20 dB per decade (a range of frequencies where the highest frequency is 10 times the lowest; hence dB =  $20 \log(1/10) = -20$ ). In Fig. 5.8c, we show on the right-hand side of the figure the decrease in frequency response due to shunting capacitances. Thus, it is the shunting stray capacitances that decrease the high-frequency response of an amplifier. In large bandwidth amplifiers, designers go to great length to decrease any stray or parasitic capacitances to guarantee the highest possible  $f_h$ .

#### Example 5.5

A transistor in a multistage amplifier has parasitic capacitances  $C_{be} = 40$  pF,  $C_{bc} = 5$  pF, and  $C_{ce}$ . The combined output capacitance  $C_{db}$  which is made up of  $C_{ce}$  and the input capacitance of the following stage, is  $C_d = 300$  pF. Hence, given the size of  $C_{db}$  we can ignore all stray capacitances except for  $C_d$ . If the load resistance is  $R_L = 10$  kΩ, then using the high-frequency equivalent circuit of Fig. 5.9c, we obtain for the high-frequency cutoff  $f_h = 1/2\pi R_L C_d = 1/6.28 \times 10^4 \times 300 \times 10^{-12} = 53$  kHz. This is a comparatively low cutoff frequency, and therefore this amplifier is only good for amplifying audio signals. For example, to amplify television signals, the upper half-power frequency  $f_h$  must be in the megahertz range. A better transistor, for which  $C_d = 5$  pF, would extend this to 5.3 MHz. Reducing  $R_L$  would also increase the high-frequency cutoff, but the voltage gain of the amplifier, which at midband is given by  $A_v = -g_m R_L$ , would then be reduced.

The high-frequency equivalent circuit of Fig. 5.9c is also valid for FET amplifiers because the AC equivalent circuits for FETs and for BJTs are similar.

### 5.5.3 Combined frequency response

The complete response of an amplifier can now be stated by combining the gain formulas for low and high frequencies,. Eqs. (5.24) and (5.26), as.

$$|A_{v}(f)| = |A_{v}| \frac{1}{\sqrt{1 + (f_{l}/f)^{2}}} \frac{1}{\sqrt{1 + (f/f_{h})^{2}}}$$
(5.28)

where  $A_v$  (f) stands for frequency-dependent voltage gain. For frequencies lower than  $f_b$ , the first square-root factor dominates while the second square-root factor is unity (this is the range of frequencies for which Eq. 5.24 was derived). As the frequency increases to where  $f \gg f_l$  but still  $f \ll f_{hv}$  both square-root factors can be approximated by unity and the gain is given by  $A_v(f) = A_v$ , that is, we are at midband and the range of frequencies is called midband or midrange frequencies. Continuing to increase frequency until  $f > f_{hv}$  we find that the second square-root factor begins to dominate while the first remains at unity (we are now in the range of frequencies for which Eq. 5.26 was derived). This function is plotted as Fig. 5.8c and shows the band-pass characteristics of an amplifier, being limited at the low frequencies by coupling capacitors and at high frequencies by stray

shunting capacitances. Midband gain  $A_v$  occurs only over a finite range of frequencies, called the bandwidth  $B = f_h - f_l$ , where  $f_h$  and  $f_l$  are called the high and low half-power, corner or cutoff frequencies at which the gain is reduced to  $1/\sqrt{2} = 0.707$  of midband voltage gain or equivalently is reduced by -3 dB. The gain continues to decrease at either end with a slope of -20 dB per decade.

Amplification is usually done in a number of stages to achieve the necessary gain. When amplifiers with identical band-pass characteristics are cascaded, that is, connected in series for additional gain, the band-pass characteristics of the cascaded amplifier are inferior to those of a single stage. Recall that we define band-pass as the frequency interval between the high- and low-frequency points where the gain falls to  $1/\sqrt{2}$  of midband gain. Say we cascade two amplifier stages with identical band-pass characteristics. At the corner frequencies where the gain of each stage was down by  $1/\sqrt{2}$  (or-3 dB), when cascaded, the gain will be down by  $1/\sqrt{2} \cdot 1\sqrt{2} = 1/2$  (or -6 dB), because the gain of the two stages is multiplied. As bandwidth is defined between the  $1/\sqrt{2}$  points, we readily see that the bandwidth of the cascaded amplifier is smaller than the bandwidth of a single stage. Bandwidth deterioration is a serious restriction when cascading stages.

As an example, if we have two stages with similar band-pass characteristics but with a gain of 100 for the first and a gain of 30 for the second stage, the gain at midband for the cascaded stages will be  $100 \times 30 = 3000$ . The midband gain, which is the gain over the flat portion of the band-pass curve as shown in Fig. 5.8c, is not as wide as that for a single stage and also drops off more sharply at a rate of -40 dB per decade, whereas for a single stage the drop-off is more gentle and is at a rate of -20 dB per decade.

## 5.5.4 Cascading of amplifier circuits

As pointed out above, we resort to cascading of amplifier stages when substantial gain is needed. Fig. 5.8a shows a two-stage amplifier. In this configuration, the output of the first stage becomes the input of the second stage. This can be continued until the desired gain is achieved, i.e., the desired signal voltage level is obtained at the output of the cascaded amplifier.

In the two-stage amplifier of Fig. 5.8a, the two individual sections are connected by the coupling capacitor *C*. This capacitor passes the amplified AC signal from the first transistor to the second, while blocking the DC collector voltage of the first transistor from reaching the base of the second transistor. The DC voltage  $V_{CC}$ , which is usually much larger than the AC signal voltage, would saturate the second transistor if it were applied to it, making it inoperative or even destroying it due to excessive heat buildup (in addition, it would upset the proper DC bias of the second transistor provided by resistors  $R_1$  and  $R_2$ ). The first *C* and the last *C* in the circuit of Fig. 5.8a serve a similar function of isolating input and output from DC potentials.

At midband, when the reactances of the coupling capacitors *C* are small and can be approximated by short circuits, the output voltage of the two-stage amplifier can be written as.

$$v_o = (v_{o1})A_2 = (v_i A_1)A_2 = v_i A \tag{5.29}$$

where  $v_{o1} = A_1 v_i$  is the signal voltage at the output of the first stage in Fig. 5.8a (and which becomes the input voltage to the second stage) and  $A_1$  and  $A_2$  are the gains of the first stage and second stage, respectively. Hence the overall gain of the two-stage amplifier is  $A = A_1A_2$  or simply the product of the gains of the individual stages. To repeat, the above expression for midband gain, Eq. (5.29), is an approximation valid for signal frequencies which are neither so low that the coupling reactances cannot be ignored nor so high that shunting transistor stray capacitances reduce the gain.

# 5.6 Time response and pulse amplifiers

In the preceding section the inputs to an amplifier were sinusoidal voltages of a single frequency. We then showed that all signals with frequencies which fall in an amplifier's midband are amplified equally, but frequencies outside the midband are attenuated. Imagine a complex signal such as a speech pattern that is composed of many frequencies is now applied to the amplifier. In order for the amplifier to faithfully magnify this signal it should be obvious that the speech signal not have frequencies outside midband. Such frequencies would be amplified less, with the result that the magnified signal would be distorted. Clearly the frequency content of the signal must fit within the midband of the amplifier for a faithful magnified replica of the input signal. How can we tell what the frequency content of a complex signal is? Fourier analysis is a simple mathematical method that breaks a signal into its sinusoidal components.

#### 5.6.1 Fourier series

Periodic waveforms may be represented by summing sine waves of different frequencies and amplitudes. Consider, for example, the square wave in Fig. 5.10a. If we take only two sinusoids, a fundamental and a third harmonic as shown in Fig. 5.10b by the dashed curves, and add them we obtain the solid curve, which is beginning to look like the square wave. If we add more harmonics (of the right frequency and amplitude), we can come as close as we




FIG. 5.10 (a) A square wave of period T and amplitude V. (b) Approximation to a square wave, obtained by summing only two sinusoids.

like to a square wave. Fourier series analysis (which is beyond the scope of this book) gives us a prescription of how to decompose a complex signal into its Fourier components. For example, the Fourier series of a square wave of peak amplitude  $V_p$  and period T is given by.

$$v(t) = \frac{4V_p}{\pi} \left( \sin \omega t + \frac{1}{3} \sin 3\omega t + \frac{1}{5} \sin 5\omega t + \frac{1}{7} \sin 7\omega t + \cdots \right)$$
(5.30)

where the period *T* is related to the angular frequency  $\omega$  and frequency *f* by T = 1 /*f* =  $2\pi/\omega$ . A practical interpretation of Eq. (5.30) is as follows: if we take a number of sinusoidal generators (one with frequency  $\omega$  and amplitude  $4V_p/\pi$ , another with frequency  $3\omega$  and amplitude  $4V_p/3\pi$ , etc.) and string them together in series and use the string to drive a circuit, the circuit will respond in the same manner as if driven by a square wave of period *T* and amplitude  $V_p$ . Other periodic waveshapes such as sawtooth, triangular, half-wave rectified, etc., can equally be well represented by a Fourier series.<sup>16</sup> It is interesting to note that sharp-cornered signals such as square waves and sawtooths can be represented by rounded signals such as sine waves. This being the case, it is equally obvious that it is the high frequencies in the Fourier series which give rise to the sharp corners in a periodic signal. Hence, for an amplifier to faithfully magnify a sharp-cornered, periodic signal, the amplifier must have a large bandwidth— in other words, the high-frequency cutoff  $f_h$  must be large. We have now related qualitatively bandwidth of an amplifier to its ability to amplify sharp-cornered, periodic signals.

## 5.6.2 Pulse amplifiers

In addition to amplifying a single frequency or a narrow band of frequencies, amplifiers are also needed to amplify rapidly changing periodic signals (such as square waves), rapidly changing nonperiodic signals (such as speech), and single pulses. Such signals have a wide band of frequencies and if their signal bandwidth exceeds the bandwidth of the amplifier, signal distortion will occur in the output of the amplifier. Such a distortion is sometimes desired as in waveshaping circuits but mostly we are interested in an undistorted but magnified signal.

An alternative to bandwidth as a criterion of amplifier fidelity is the response of the amplifier to a square-wave input. Square-wave generators are readily available and square-wave testing of amplifiers is common. We will show that a relationship between the leading edge of a square wave and the amplifier high-frequency response  $f_h$  (see Eq. 5.27) exists. Also, a relationship between the flat portion of a square wave and the low-frequency response  $f_l$ (see Eq. 5.22) exists. This should not be too surprising as  $f_h$  characterizes the amplifier's ability to magnify the rapid variations in a signal, whereas  $f_l$  characterizes the ability to magnify slow variations in a signal. A square wave is therefore ideally suited as it possesses both an abrupt change in voltage and no change (the flat portion of the square wave).

<sup>&</sup>lt;sup>16</sup>Computer programs usually perform the Fourier analysis. Spectrum analyzers can also be used to display the Fourier coefficients when a periodic signal such as a square wave is applied to the analyzer.

#### 5.6.3 Rise time

Assume a square wave, Fig. 5.10a, is applied to an amplifier. At the output it is magnified but distorted as in Fig. 5.11, which shows the first pulse of the square wave. The distortion in the vertical part of the square wave is caused by the shunting capacitances that are present in the amplifier. The amplified pulse does not rise instantaneously to its maximum value but is delayed by time  $t_n$  which we call the rise time. To show the effects of shunting capacitances on a sharply rising signal such as a square wave, we use the same  $R_LC_d$  circuit in Fig. 5.9c that was used to derive  $f_h$  as  $f_h = 1/2\pi R_LC_d$ . The  $R_LC_d$  combination in that figure is driven by a current source (Norton's equivalent). To relate it to a voltage step, we change the circuit to a Thevenin's equivalent, which gives us a circuit of the type shown in Fig. 1.25a, the voltage response of which is given by Eq. (1.51) as  $v_C = V(1 - e^{-t/\tau})$ , where  $\tau = R_LC_d$ . The convention is to define rise time as the time required for the pulse voltage to go from 0.1 V to 0.9 V as shown in Fig. 5.11. It is a measure of how fast an amplifier can respond to step discontinuities in the input voltage. If we call  $t_1$  the time that it takes for the capacitor voltage to reach 1/10 of its final value, we have.

$$0.1V = V\left(1 - e^{-t_1/\tau}\right)$$
(5.31)

which gives  $t_1 = 0.1 \tau = 0.1 R_L C_d$ . Similarly, if  $t_2$  is the time to reach 9/10 of the final voltage, we obtain  $t_2 = 2.3\tau$ . The rise time is then.

$$t_r = t_2 - t_1 = 2.2\tau = 2.2R_{\rm L}C_d = \frac{2.2}{2\pi f_h} \approx \frac{1}{3f_h}$$
(5.32)

where  $f_h = 1/2\pi R_L C_d$ , given by Eq. (5.27), was used. We have now shown that the rise time is related to the inverse of the cutoff frequency  $f_h$  of an amplifier. Accordingly, a pulse will be faithfully reproduced only if the amplifier has a good high-frequency response; i.e., the rise time  $t_r$  of an amplified step voltage will be small only if  $f_h$  of the amplifier is large.




FIG. 5.11 An ideal square input pulse is distorted after amplification. The distortion is a finite rise time and a tilt.

For example, for a pulse rise time  $<1 \ \mu$ s, the amplifier bandwidth must be larger than 340 kHz. Conversely, for an amplifier with a 1 MHz band-pass,  $t_r = 0.33 \ \mu$ s.

The amplified pulse in Fig. 5.11 shows a trailing edge as well as a leading edge. Both of these are due to the presence of shunting (parallel) capacitance in the amplifier. The leading edge is the result of charging the shunting capacitance, whereas the trailing edge is due to discharge of the same capacitance. Although we have shown the shunting capacitance as a lumped quantity  $C_{d}$ , it usually is distributed throughout the amplifier. For convenience and for ease of calculation, we decided to represent it by a lumped quantity. In the design of an amplifier care must be taken to reduce any stray capacitance, such as input or output leads too close together, which would add to the total parallel capacitance and thereby decrease the high-frequency performance of the amplifier. (See also Problem 29).

### 5.6.4 Tilt

The second type of distortion in the amplified pulse is the *sag* or *tilt* in the DC portion of the square pulse, which is caused by the presence of DC coupling capacitors in the amplifier (Fig. 5.8a, for example, shows three coupling capacitors *C*). DC coupling capacitors form the type of high-pass filter considered in Fig. 2.7a. To perfectly reproduce the horizontal portion of the square pulse would require a DC coupled amplifier for which  $f_l = 0$ . We can relate the distortion (tilt) in the DC portion of the square wave to the low-frequency cutoff  $f_l$  of the amplifier by using the circuit in Fig. 2.7a or in Fig. 1.25a. To mimic a pulse, let us assume that a DC voltage *V* is suddenly applied to this circuit. As shown in Fig. 1.25a, the voltage across *R* will jump to *V* (assuming the capacitor is initially uncharged) and then decay depending on the time constant RC. That is, using Eq. (1.50),  $v_R = Ri(t) = V \exp(-t/RC)$ . For minimum decay, the time constant must be very large. If we expect the decay or tilt at the end of the pulse (given by t = T/2) to be small, we can approximate the exponential voltage across *R* by only two terms, that is,

$$v_{\rm R}(t = T/2) = V e^{-(T/2)/RC} \approx V(1 - T/2RC)$$
(5.33)

and the percentage decay, sag, or tilt P in Fig. 5.11 is then given by.

$$P = \frac{V - v_{\rm R}(t = T/2)}{V} = \frac{T}{2RC}$$
(5.34)

If we now introduce from Eq. (5.22) the low-frequency cutoff  $f_l = 1/2\pi RC$ , we have.

$$P = 2\pi (T/2) f_l \tag{5.35}$$

which shows that for a given pulse length T/2, the distortion in the amplified pulse as measured by tilt P is proportional to  $f_{\ell}$  of the amplifier. Long pulses therefore require amplifiers with excellent low-frequency response (i.e.,  $f_l$  should be as small as possible). For example, if a 1 ms pulse is to be passed by an amplifier with <10% sag,  $f_l$  must not exceed 16 Hz, where  $f_l = P/2\pi(T/2) = 0.1/(6.28)(0.001) = 15.9$  Hz.

### 5.6.5 Square-wave testing

Band-pass characteristics of an amplifier can be determined by applying a singlefrequency voltage to the input and measuring the output voltage. If this is repeated for many frequencies, eventually a plot of the type shown in Fig. 5.8c is obtained. An easier, less laborious procedure is provided by square-wave testing in which a square wave is applied to the input and the output is observed on an oscilloscope. First we reduce the frequency of the square wave until tilt P is measurable in the output waveform, which allows us to determine the low-frequency cutoff  $f_l$  using Eq. (5.35), i.e.,  $f_l = P/\pi T$ . Frequency  $f_l$  is usually identified with the onset of low-frequency distortion. Analogously, we increase the frequency of the square wave until the rise time of the amplified pulses becomes observable on the oscilloscope. As we increase the frequency of the square wave, the sweep of the oscilloscope must also be increased so only a few pulses are displayed, which then allows us to measure the rise time accurately (of course the tilt will not be visible at the high frequencies at which leading edge distortion is observable; correspondingly, at low frequencies and at slow sweeps, tilt is visible but not leading edge rise time). Once the rise time  $t_r$  is measured, Eq. (5.32) can be used to obtain the highfrequency cutoff  $f_h$ , i.e.,  $f_h = 1/3t_r$ . Frequency  $f_h$  is usually identified with the onset of high-frequency distortion.

Summarizing, we can state that two square-wave frequencies establish the band-pass characteristics of an amplifier. Square-wave testing, which determines  $f_l$  and  $f_h$ , is especially useful when changes in the amplifier circuitry need to be made so as to achieve specified or desired characteristics. It is advantageous to be able to make changes and simultaneously observe the amplifier output waveform. It is perhaps redundant to state that for accurate square-wave testing, high-quality oscilloscopes and square-wave generators are necessary.

# 5.7 Power amplifiers

As discussed in the Introduction, a power amplifier is usually the last stage in an amplifier. The preceding voltage sections have taken a feeble signal voltage and amplified it to volt levels that can easily control a power amplifier whose purpose is to give the signal muscle. Fig. 5.1 shows this process in block diagram form. The power amplifier, in essence, is a current amplifier. It steps up signal current, which at the input of the power amplifier is small, to substantial values at the output. Even though voltage levels at input and output of the power amplifier are about the same, the power is considerably increased at the output of the power amplifier stage.

### 5.7.1 Transformer-coupled class A amplifier

Because of their high cost and bulkiness, transformers are usually avoided in electronic circuitry. Nevertheless, they provide an ideal way to couple a power amplifier to a load.

Using resistors in the collector or drain circuits when large powers are involved would lead to excessive DC losses, that is, the  $l^2 R$  losses due to the high currents associated with high powers would be excessive. The efficiency of power transfer from amplifier to load is <25% in resistive circuits, whereas in transformer-coupled amplifiers it can be 50% in Class A operation.<sup>17</sup> The reason is the DC resistance of transformer windings, which is typically verv low. Furthermore, the impedance of many loads might differ substantially from that needed for optimum operation of the amplifier. As shown in Eq. (2.49), a transformers can provide impedance matching; that is, if a load with impedance Z<sub>L</sub> is connected to the secondary of a transformer, and the primary is connected in the collector or drain circuit of an amplifier, the amplifier would "see" an impedance equal to  $Z = (N_1/N_2)^2 Z_1$ , where  $N_1$  and  $N_2$  are the winding turns of the primary and secondary, respectively. By using this impedance-changing ability of transformers we can provide any amplifier with the optimum load impedance. An additional feature of a transformer is that it isolates the load which is connected to the secondary from DC currents that flow in the primary (a transformer only transforms AC; DC currents in the primary and secondary do not affect each other). This can be important as many loads, such as speakers, cannot tolerate direct current.


A power amplifier, which by its very nature is a large-signal amplifier, can only be analyzed graphically. Hence, we cannot find an equivalent circuit for it, as we did for the small-signal case in the previous sections. A typical, common-emitter power amplifier is shown in Fig. 5.12. Let us first consider the DC design. As the load is the primary of the transformer, which for DC can have practically zero resistance but for AC can have a very large impedance, we need to consider two separate load lines, a DC load line and a AC load line. For the DC load line: to set the operating point (*Q*-point) for proper DC bias, we first obtain the DC voltage equation for the output loop which is.

$$V_{CC} = V_{CE} + R_E I_C$$

$$10 = V_{CE} + 4I_C$$
(5.36)

where we have neglected the small DC resistance of the primary winding and have approximated  $I_E \cong I_C$ . Using Eq. (5.36) to plot the DC load line on the collector characteristic curves of Fig. 5.12b, we obtain essentially a vertical line (the slope is dV/dI = -4 V/A). The *Q*-point should be in the middle of the active area, i.e., at  $I_C = 20$  mA and  $I_b = 0.2$  mA. DC biasing is set by the three resistors (5 k $\Omega$ , 400  $\Omega$ , and 4  $\Omega$ ) which were calculated by procedures outlined in Example 4.7. For good bias stability, the current through the 400  $\Omega$  bias resistor should be about 10 times larger than the 0.2 mA DC base current at the *Q*-point ( $I_{400} \cong 10$  V/(5000  $\Omega$  + 400  $\Omega$ ) = 1.9 mA, which is approximately 10 $I_b$ ) and the base–emitter voltage should be between 0.6 and 0.7 V (it is approximately 10 V × 400  $\Omega$ /5400  $\Omega$  – 4  $\Omega$  × 20 mA = 0.74–0.08 = 0.66 V).

<sup>&</sup>lt;sup>17</sup>In Class A amplifiers the *Q*-point is chosen to lie in the center of the linear portion of the transistor output characteristics, as, for example, in Fig. 4.13b. Amplification is essentially linear, the output signal being an amplified replica of the input signal. Output current  $I_c$  (or drain current  $I_d$  if it is a FET amplifier) flows at all times. Class B operation, on the other hand, is nonlinear, with output current flowing only half the time.



**FIG. 5.12** (a) A transformer-coupled Class A power amplifier. (b) DC and AC load lines. The excursions of  $I_b$  (dashed sinusoid) due to an AC input signal are shown swinging up and down the AC load line about the *Q*-point. These excursions cause corresponding excursions in collector voltage  $v_{ce}$  (between 0 and 20 V) and collector current  $i_c$  (between 0 and 40 mA).

An AC signal applied to the input will see a different load line because the reflected impedance  $R'_{\rm L} = (N_1/N_2)^2 R_{\rm L} = 10^2 \times 5 = 500 \ \Omega$  in the primary of the transformer is much larger than the DC winding resistance. The AC load line passes through the *Q*-point and is determined by.

$$0 = v_{ce} + R'_{\rm L} i_c \tag{5.37}$$

Unlike in Eq. (5.36),  $R_E$  is not present in the above equation as  $R_E$  is bypassed by  $C_E$ ; in other words, AC signals at the emitter are shorted to ground by  $C_E$ .  $V_{CC}$  is similarly not

present as a battery cannot have an AC voltage across it. The slope of the AC load line is then  $di/d_v = -1/R_L' = -1/500$   $\Omega$ , which is used to draw the load line in Fig. 5.12b. As the operation of the transistor must be confined to the area of the characteristic curves of Fig. 5.12b,<sup>18</sup> we locate the operating point in the middle of that area which will allow the largest AC signal to be applied at the input in order to have the largest undistorted power output.

Power amplifier efficiency is given by the ratio of AC signal power to DC power supplied either by a battery or by a power supply. The average DC power is the product of voltage and current at the *Q*-point, or  $V_{CE,Q} \times I_{C,Q}$ . This power is taken from the battery regardless if the amplifier is amplifying or not. It is also the power that must be dissipated by the transistor and hence an adequate heat sink must be provided to prevent the transistor from overheating. For a *Q*-point located in the middle of the active area, the AC signal can swing about the *Q*-point from zero to twice the value at the *Q*-point, as shown in Fig. 5.12b. Hence the peak value of an undistorted output signal voltage is  $V_p = V_{CE,Q}$ and similarly for the current. The *efficiency* of the amplifier can now be stated as.

Efficiency = 
$$\frac{\text{AC power}}{\text{DC power}} = \frac{\frac{1}{2}I_CV_C}{I_CV_C} = \frac{1}{2} = \text{or } 50\%$$
 (5.38)

where for simplicity we have omitted the additional subscripts (*E* and *Q*) on collector voltage and current at the *Q*-point and where effective values for voltage and current were used to express AC power. Thus in an optimally designed Class A amplifier (*Q*-point in the middle of the AC load line, allowing equal swings of the signal for the largest undistorted amplification), the ideal efficiency is 50%. In practical situations, the signal is rarely at maximum amplitude at all times, yielding an average efficiency substantially <50%.


This concludes the design of a simple power amplifier, which finds common use as an audio amplifier. All signal power developed in the transformer primary circuit is transferred practically without loss to the 5  $\Omega$  load. Even though transformer-coupled amplifiers, because of their weight, bulkiness, and expense of iron-core transformers, are not as popular as in the days of discrete components and are completely unsuited for integrated circuits, the principles involved in the design of these amplifiers are important and applicable in any amplifier design.

### 5.7.2 Class B push–pull amplifiers

Class A amplifiers have desirable linear features that cause little distortion, but their low efficiency generates high levels of heat which must be dissipated in the transistor. Class B operation is more efficient and thus is more attractive for high-power amplifier stages. The large distortion that Class B operation introduces (current flows only half the time,

<sup>&</sup>lt;sup>18</sup>If collector voltage exceeds 20 V, it can break down the collector junction; exceeding 0.4 mA base current can saturate the collector junction; and, in general, the power dissipation in the collector junction is limited by allowable temperature rise in the junction.

which makes the output look like that of a half-wave rectifier) is avoided by using two transistors in a push–pull arrangement, as shown in Fig. 5.13a. Two *pnp* transistors are biased near the turn-on voltage of approximately 0.6–0.7 V by battery  $V_{BB}$  (this means that should the input voltage go positive, T2 will conduct or go negative when Tl will conduct) and are connected by a center-tapped secondary of an input transformer. The collector outputs are also connected to a load such as a speaker. We use two sets of plus–minus signs to illustrate the operation. Assume the AC input signal is a simple sine wave. The circled set denotes the polarity of the input signal when it swings positively. The bottom transistor T2 becomes forward-biased, which causes an output current  $I_{c2}$  to flow through T2, the battery  $V_{CC}$ , and the bottom half of the output primary, while the top half of the primary is idle because transistor T1 is cut off, i.e.,  $I_{c1} = 0$ . During the positive half of the input voltage at the secondary of the output transformer is 180° out of phase with the input voltage.



**FIG. 5.13** (a) A push–pull power amplifier circuit, showing polarities of voltages throughout the circuit. (b) The AC load line of the push–pull amplifier, showing that the amplifier does not draw any current at the *Q*-point.

During the second half of the input sinusoid, the input voltage is negative, which is denoted by the uncircled signs. The top transistor Tl conducts now while T2 is cut off. This produces current  $I_{c1}$  in the direction shown and now the top half of the primary produces the entire output voltage. If the two transistors are matched, a push–pull amplifier produces a nearly undistorted sinusoidal voltage at the output, even though each transistor delivers only one-half of a sine wave to the output transformer.

Push–pull, Class B operation can be further clarified by showing the AC load line of the push–pull amplifier. In Fig. 5.13b we have taken the output characteristics of each amplifier and put them back-to-back, given that the total collector current in the primary is  $I_c = I_{c1} - I_{c2}$ . This yields a composite load line which is made up of the load lines for Tl and T2. The operating point is shown in the middle of the figure, that is, at the cutoff point on the load line for each amplifier. As pointed out before, each transistor conducts or carries current for only half the time. The combined output current and output voltage, corresponding to a sinusoidal input voltage, is sketched in also and shows that the peak value of the AC output voltage is the battery voltage  $V_{CC}$ . Similarly, the peak AC current is the maximum  $I_c$ , giving for the efficiency.

Efficiency = 
$$\frac{\text{AC power}}{\text{DC power}} = \frac{\frac{1}{2}V_{\text{CC}}I_c}{V_{\text{CC}}(2I_c/\pi)} = \frac{\pi}{4} = 0.785 \text{ or } 78\%$$
 (5.39)

where the DC power supplied by the battery is obtained as follows: from Fig. 5.13a we see that the pulsating current from each transistor flows through the battery in the same direction, causing the battery current to pulsate just like the current in the full-wave rectifier shown in Fig. 3.3d. The effective value of such a pulsating current is given by Eq. (3.2) as  $2I_p/\pi$ . A high 78% efficiency is possible because battery current flows only when a signal is present. In the absence of a signal, the amplifier sits at the *Q*-point and does not draw any current, which implies that the battery is not supplying any DC power. It is now apparent that the push–pull Class B amplifier is significantly more efficient than the Class A amplifier, which means that more power is delivered to the load and less is wasted in the transistors. This makes the push–pull amplifier the configuration of choice when large powers are needed.

### 5.7.3 Class B complementary amplifiers

An intriguing combination of a *npn* and *pnp* transistor is the complementary-symmetry circuit shown in Fig. 5.14a. It is suited for integrated circuits (ICs) as it is direct coupled, eliminating coupling capacitors or bulky and expensive transformers. One drawback is that two batteries or two power supplies with opposite polarities are needed.

The operation is as follows: in the absence of an input signal, the base bias on both transistors is zero so both transistors are cut off. Furthermore, both transistors remain off for input signals in the range between -0.7 V and 0.7 V. Since neither transistor conducts, the output voltage  $v_o$  is zero. As  $v_i$  increases to higher than 0.7 V, the *npn* transistor T1 turns on and provides current to the load  $R_L$ , while T2 remains off. Similarly,




FIG. 5.14 (a) A transformerless push–pull amplifier suitable for ICs. (b) Transfer characteristics of the amplifier, showing severe crossover distortion.

when  $v_i$  decreases to less than -0.7 V, the *pnp* transistor T2 turns on and supplies current to the load, while T1 is off. The output voltage across the load is therefore given by.<sup>19</sup>

$$v_o = v_i - 0.7 V \text{ when } v_i > 0.7 V$$
  

$$v_o = v_i + 0.7 V \text{ when } v_i < -0.7 V$$
(5.40)

and is plotted versus input voltage in Fig. 5.14b. Such a curve is called a transfer characteristic. In this case it shows that the voltage gain of the amplifier (the slope of the curve) is unity, except for the flat center region where the amplifier has zero gain. It is in the flat region that conduction is shifting from one transistor to the other. This nonlinearity in the transfer characteristics of the amplifier causes distortion, which is referred to as crossover distortion. Even though such an amplifier has no voltage gain, it can have substantial current gain and therefore substantial power gain.

Fig. 5.15a shows how we can modify the complementary amplifier to eliminate crossover distortion. By adding batteries which have biasing voltages of about  $V_b = 0.5-0.6$  V, both transistors will be on the verge of turning on when there is no input signal, i.e.,  $v_i = 0$ . Even a small positive input voltage will now cause Tl to conduct and similarly a small negative voltage will cause T2 to conduct, thereby eliminating most of the crossover distortion. A distortion-free amplifier would have a transfer characteristic of a straight line in Fig. 5.14b.

The amplifier circuit of Fig. 5.15a, besides having biasing batteries  $V_b$  which are awkward and difficult to provide for in an integrated circuit, has a more serious flaw, which can lead to the destruction of the transistors as the temperature increases even moderately. Recall that silicon devices are very sensitive to temperature increases. In Example 4.3 we showed that the reverse current in a diode increases with temperature rises. In Fig. 4.14, we showed that adding an emitter resistance to the biasing circuit will protect a transistor against thermal runaway destruction, which is caused by the decreasing

<sup>&</sup>lt;sup>19</sup>Because the output voltage seems to follow the input voltage except for a small constant term, such an amplifier is also referred to as an emitter follower.




FIG. 5.15 (a) The addition of biasing batteries reduces crossover distortion. (b) Replacing the batteries with diodes gives biasing voltages which automatically compensate for temperature variations.

resistance of silicon material with increasing temperature. Allowing the temperature to rise can rapidly lead to a runaway process as the increasing current causes increased  $I^2R$  losses which further increase the heat and temperature in a silicon device. Correspondingly, we can state that if the turn-on voltage for room-temperature silicon is 0.7 V, then warmer silicon will have a smaller turn-on voltage; typically  $V_{be}$  will decrease by 2.5 mV for every 1 °C rise. Therefore, maintaining a constant biasing voltage on a transistor as the temperature increases in effect increases the forward bias on the transistor, speeding the runaway process until large currents destroy the transistor. This effect is critical in power amplifiers which carry significant currents. To protect against heat damage, power amplifiers have efficient and frequently large heat sinks—usually thick aluminum plates directly attached to power transistors.

To avoid this type of destruction, we modify the circuit of Fig. 5.15a to that of Fig. 5.15b by replacing the bias batteries with diodes D whose forward voltages will track the baseemitter voltages of the transistors. In practice, the diodes are mounted on the same heat sink as the transistors, guaranteeing the same temperature changes. Now as the temperature rises, the biasing voltage  $V_{be}$  will decrease automatically because the forward voltage drop of the diode decreases. The current through the transistor is reduced and the circuit is stabilized. Frequently the diodes are replaced by thermistors, which are a type of resistor whose resistance decreases as the temperature rises.

We now have an amplifier circuit that is ideally suited for integrated circuits. It is efficient because it is Class B and it can be produced at low cost since coupling capacitors and transformers are absent. It is Class B because the base bias on both transistors is so adjusted that in the absence of a signal the transistors are cut off. Therefore, current flows in each transistor only when the input signal biases its emitter–base junction in the forward direction. Because of the opposite polarities of the transistors, this happens on alternate half-cycles of the input voltage. Hence one transistor delivers current to the load while the other is cut off (as shown in Fig. 5.13b, which applies to this case). The output signal  $v_o$  is a replica of the input signal  $v_i$ , even though each transistor operates only half the time. The high efficiency of the complementary circuit is due to small  $I^2R$  losses because the DC current in the load resistor is zero at all times.

# 5.8 AM radio receiver

Now that we know the characteristics of electrical components, let us see how they are used in a system such as an AM radio (AM stands for *amplitude modulation*). Fig. 5.16 shows a *superheterodyne* receiver for the 550 kHz–1.6 MHz broadcast band. The objective of this system is to receive a signal containing desired information, in this case music or speech signals that were placed on a carrier at the broadcast station, separate the signal from the carrier at the receiver, amplify it, and reproduce it by a speaker for our listening pleasure.

The need for such a system is obvious: it is desired to provide entertainment and information for many people, including those that are far away from the source of entertainment. Considering that sound from music or speech carries only over short distances, we need a carrier that could deliver the desired information over long distances. We find such a carrier in electromagnetic (EM) waves, which have the ability to travel over long distances at the speed of light. All that remains is to mount the information on these carriers. This is done at the radio station and is referred to as *modulation*. Modulation is nothing other than superimposing two voltages—information signal plus carrier. The combined signal is then sent out (by transmitter and antenna) as an electromagnetic wave. EM waves are therefore a desirable medium for transmission of a modulated signal. EM waves have




FIG. 5.16 (a) Signal voltages throughout the receiver. (b) Circuit of the complete superheterodyne receiver. (c) Block diagram showing arrangement of the component parts.

different properties depending on their frequency.<sup>20</sup> AM radio waves in the broadcast band (550 kHz–1.6 MHz) are generated at radio stations with kilowatts (kW) of power and carry information signals well for distances up to hundreds of miles. Exceeding these distances, they are subject to atmospheric noise, and because amplitude modulation is used, any voltage spikes due to noise or lightning can become objectionable. AM radio, using only 10 kHz of bandwidth per station, serves the purpose of distributing information to masses of people extremely well.

Yet if music is the primary product, AM radio has its faults. The limited bandwidth and amplitude modulation, with its susceptibility to all types of noise spikes, are limitations. FM radio, on the other hand, is well suited for music. The higher frequencies of the FM band (88–108 MHz) allow the use of a wider bandwidth (200 kHz) per station and the use of frequency modulation (FM), because of its noise-limiting ability, guarantees almost noise-free reception. Even though FM transmission is theoretically limited to reception along a line-of-sight path, it is at present preferred for high-quality music. Still higher frequencies such as UHF or microwaves could be used, but because they are strictly limited to line-of-sight, only an area near the transmitter could be covered. Also, perhaps more importantly, the frequency spectrum is extremely crowded and all available frequencies are already assigned for other purposes.

Having briefly described the properties of the carrier, which is a single-frequency signal that is broadcast by the radio station and is observable during moments when the station is not broadcasting speech or music, let us now study the AM radio receiver. The block diagram in Fig. 5.16 displays the major components. To learn what each one does, it is helpful to sketch the signal voltages throughout the receiver which are shown as the top figs.

### 5.8.1 RF Stage

The antenna receives a wide range of broadcast signals, which are weak signals typically in the microvolt ( $\mu$ V) range, and feeds these to the RF (radio frequency) stage. Before any amplification takes place, a single signal representing a broadcast station is first selected by the LC parallel resonant circuit which is at the input of the RF stage. The variable capacitor of the LC circuit is tuned to the selected frequency by the user (a variable capacitor is denoted by an arrow across the capacitor symbol). At the input of the RF transistor, there is now a single broadcast signal for amplification—all other signals in the broadcast band are attenuated because their frequencies are not at the peak of the resonance curve. This incoming signal is sketched in the first top figure. It is a carrier frequency audio tone; that is, the peaks of the carrier voltage rise and fall with the audio tone, which is referred to as amplitude modulation. To keep it simple, we have chosen a single audio tone for broadcast signal, denoted as 1000 kHz in the block diagram.

<sup>&</sup>lt;sup>20</sup>As a rule of thumb, the higher the frequency of a wave, the more information it can carry but its ability to go long distances decreases, and as frequency continues to increase, waves begin to mimic light waves.

### 5.8.2 Mixer

In order to reduce the number of tunable resonance circuits that have to be synchronized in a radio receiver whenever a new station is tuned in, we use the principle of superheterodyne. Using heterodyne circuitry, we can decrease the number of tunable stages and replace them with fixed-tuned stages which stay tuned to the same frequency, called the *intermediate* frequency (IF), as the receiver is tuned to a variety of different stations. The term *heterodyne* implies the use of a heterodyne frequency (more commonly known as a *beat* frequency), which is the difference between two combining frequencies. Furthermore, this frequency is chosen so it can be amplified with higher gain and selectivity than the incoming, higher broadcast frequency. In AM radio the IF stages are typically tuned to 455 kHz. In order to make this possible, we need a tunable local oscillator which produces single-frequency signals. When this local signal is mixed with the incoming signal, beat (heterodyne) frequencies<sup>21</sup> are produced which are difference and sum frequencies of the incoming and local oscillator signals. The mixing is done in a mixer stage, which uses the nonlinear characteristics of a transistor to produce the beat frequencies. To produce a beat frequency of 455 kHz when the incoming signal is 1000 kHz, for example, the oscillator output must be 1455 kHz (or 545 kHz). The output of the mixer stage is now fed into an IF amplifier, but since a LC resonant circuit which is tuned to 455 kHz is placed between the mixer and the first IF stage, only the 455 kHz signal is selected for amplification.

### Local oscillator

As a listener tunes across the broadcast band, the local oscillator is also tuned in synchronism so as to precisely produce a single-frequency signal (essentially an unmodulated carrier signal) which is higher in frequency by 455 kHz in comparison to the incoming signal. For example, if a 800 kHz station is received, the oscillator produces a 1255 kHz signal which again results in a 455 kHz beat signal at the mixer output. An oscillator is an amplifier with positive feedback from output to input. An LC circuit determines the frequency at which this unstable circuit will oscillate. Therefore, in the superhet receiver shown, the tunable capacitors at the antenna input of the RF amplifier and at the oscillator must be synchronized, either by a mechanical linkage or by electronic means. The linkage is indicated by dashed lines.

<sup>&</sup>lt;sup>21</sup>In order to understand how the frequency of the incoming signal is changed to the IF frequency, let us first consider sound and learn about the phenomenon of beats. Strike middle C on the piano. The sound you hear has a frequency of 256 cycles per second (256 Hz). Now strike the note before it, B, on the piano. This note has a frequency of 240 Hz. Now strike both keys together. The sound you hear is neither B nor C but a mixture of the two. If you listen closely you will notice that this new sound rises and falls in loudness or intensity. If you can time the rise and fall of sound you will notice that it occurs 16 times per second, the exact difference between the frequencies of B and C. We call this rise and fall the *beat* note. Its frequency is equal to the difference between the frequencies of the notes producing it. Similarly, when radio waves of different frequencies are mixed, beat (heterodyne) frequencies are produced.

### **IF** amplifiers

Much more gain in a receiver is needed (up to  $10^6$ ) than a single RF stage can provide. In a superheterodyne receiver, the additional gain is produced at a single, predetermined frequency by the IF stages. In other words, after selecting a particular radio station, we change the frequency of the currents flowing in our receiver to the predetermined frequency of 455 kHz (the intermediate frequency) and then feed it into amplifiers tuned to that frequency. The amplitudes of the predetermined frequency are modulated in the same way as was the incoming signal. Hence, in our second top figure, the modulated signal is shown with a lower carrier frequency but the same audio tone. Summarizing, we can state that superheterodyne circuitry is simpler, less costly, and less critical. In addition, the IF frequency is chosen so as to optimize the sensitivity and selectivity of the receiver. The selectivity of a superhet receiver is high also because six tuned parallel resonant circuits exist in the IF strip. Pairs of such LC circuits are coupled magnetically; that is, the primary magnetic field links the secondary coil, thus transmitting AC but preventing DC from reaching the following transistor where a high DC level could damage or saturate the following transistor. Each pair is shown inside a dashed square and is referred to as an IF transformer. Such IF transformers commonly occur at the input and output of each IF amplifier stage.

### Detector or demodulator stage

Our signal at the output of the last IF stage is now sufficiently amplified, so it is about 1–10 V. We are now ready to "strip off" the information that is riding on the IF carrier. In our case, for simplicity, we have assumed that the information transmitted from the broadcasting station to our antenna is a simple single-frequency audio tone. How do we recover this audio tone, amplify it further, and finally reproduce it in a speaker so we can listen to it? First, the signal at the output of the second IF amplifier is fed into a diode (which is a nonlinear element). The diode removes the bottom half of the signal, which then passes through a low-pass RC filter. The resulting signal after demodulation looks like that in Fig. 5.16a above the diode: it is the audio tone riding on a DC level. To ensure that the low-pass filter (see Fig. 2.6) passes the audio frequency but not the carrier frequency, the values of *R* and *C* are chosen so the cutoff frequency *f*<sub>o</sub> =  $1/2\pi RC$  is, for example, 15 kHz. Then DC and audio frequencies up to 15 kHz will be passed, but the 455 kHz carrier frequency will not.

To show explicitly demodulation action, we redraw the detector circuit in Fig. 5.17a. At the secondary of the last IF transformer in Fig. 5.16b, the signal voltage is  $v_{in}$  and is shown in Fig. 5.17b. After passing through the diode, which removes the bottom half of the signal, the rectified signal is smoothed by the low-pass RC filter and is shown in Fig. 5.17c. Typical values of *R* and *C* when  $f_o$  is 15 kHz are  $R = 10 \text{ k}\Omega$  and  $C = 0.001 \text{ }\mu\text{E}$  Except for the values of *R* and *C*, a demodulator circuit is identical to the power supply rectifier filter of Fig. 3.4. Thus, in Fig. 5.17c, we observe that the audio tone is reproduced, because the voltage across the capacitor cannot follow the rapid variations of the carrier signal, but can follow the much slower audio signal. The wiggles in the audio signal are the exponential decays of the capacitor voltage which have a time constant RC which is much longer than the




FIG. 5.17 (a) The demodulating circuit. (b) The signal voltage  $v_{in}$  at the last IF stage, showing a carrier signal whose voltage peaks rise and fall in rhythm with the audio tone. (c) The audio tone is demodulated by the diode and the low-pass RC filter.

period T (= 1/455 kHz) of the IF signal. These high-frequency 455 kHz wiggles shown in Fig. 5.17c are exaggerated and are evened out by the low-pass filter so the resulting signal looks like the smooth signal in Fig. 5.16. A detector of this type is also referred to as a peak detector, as it follows the peaks of the modulated carrier signal. But even if the RC filter would not smooth the wiggly signal in Fig. 5.17c, the ear would because the ear does not respond to the high frequencies which the wiggles represent. In that sense, the ear acts as its own low-pass filter.<sup>22</sup>

<sup>22</sup>To gain additional insight into demodulation, we can look at it from a different viewpoint. We can state that the audio signal (assume it to be a 1000 Hz audio tone, i.e.,  $f_a = 1$  kHz) is not explicitly present in the IF strip, and only three frequencies are present:  $f_c$ , which is the 455 kHz carrier;  $f_c + f_a$ , which is a 456 kHz frequency; and  $f_c - f_a$ , which is a 454 kHz frequency. These three signals, in addition to others, were produced by the mixer stage. The IF transformers were tuned to the 455 kHz center frequency and thus passed only the three signals. How do we recapture the  $f_a$  audio tone? The three signals, after amplification in the IF strip, are fed into a diode (see Fig. 5.17a). The diode is a nonlinear element with an exponential relationship between voltage and current as given by Eq. (4.6). If we expand the exponential in a Taylor series as  $e^v = 1 + v + v^2/2 + ...$ , we see that the  $v^2$  term will result in

$$\cos\omega_c t \cos(\omega_c - \omega_a) t = \frac{1}{2} \{\cos(\omega_c + (\omega_c - \omega_a))t + \cos(\omega_c - (\omega_c - \omega_a))t\}$$
$$= \frac{1}{2} \{\cos(2\omega_c - \omega_a)t + \cos\omega_a t\}$$

where  $\omega = 2\pi f$ . Hence, the diode current contains the audio tone  $\cos \omega_a t$ , which means that it is recovered and can now be further amplified in the audio stages of the receiver. For the  $v^2$  term to be effective, the voltage  $\nu$  cannot be small, otherwise we obtain a linear approximation of the exponential  $e^{\nu} = 1 + \nu$ , which is usually desirable in most circumstances. However, here we need the nonlinear term  $\nu^2$ , so when the frequencies  $f_c$  and  $f_c - f_a$  are multiplied in the diode, i.e.,  $(\cos \omega_c t + \cos(\omega_c - \omega_a)t)^2$  we obtain the above results. The signal voltages must therefore be adequately amplified in the IF strip, before the  $v^2$  term becomes effective. This is part of the demodulator circuit design. Also, the low-pass action of the RC filter will eliminate all higher frequencies, except for the audio tone.

### Automatic gain control (AGC)

The audio volume could vary significantly (and annoyingly) as one tunes across the broadcast band and receives near and distant stations were it not for automatic gain control (AGC). A clever circuit is used to keep the gain and hence the audio volume constant from station to station. Recall that the function of the low-pass RC filter in the demodulating circuit was to stop the 455 kHz carrier frequencies but to pass the audio frequencies. The RC filter time-averages out the carrier variations but not the audio variations. Now, if we could also time-average out the audio variations, we would be left with a DC signal which is proportional to received signal strength. This voltage, customarily referred to as *AGC*, is applied as a negative bias to the preceding FET amplifiers. A strong station will now produce a larger negative bias on the gates, reducing the gain, and a weak station will produce a lesser bias, increasing the gain of the amplifiers. Such a feedback technique causes both weak and strong stations to have roughly equal loudness.

We accomplish this by passing the audio signal through another low-pass  $R_g C_g$  filter, as indicated in Fig. 5.16, for which the cutoff frequency  $f_o = 1/2\pi R_g C_g$  is chosen very low, say 1 Hz (a typical combination would then be  $R_g = 15 \text{ k}\Omega$  and  $C_g = 10 \mu\text{F}$ ). All variations are thus smoothed out, leaving a DC voltage which is proportional to the received signal strength of a station. Automatic gain control, sometimes referred to as automatic volume control, is used in virtually all receivers.

### 5.8.3 Audio frequency amplification

The demodulated audio signal is applied through an RC coupling circuit to the first audio frequency amplifier. The resistor *R* is shown as a variable *R* and is used as a volume control, while the capacitor blocks DC from getting to the first audio stage and also from interfering with the DC biasing of that stage. The signal at that stage is shown in Fig. 5.16 as an AC signal with the DC level removed. After amplification by the first stage, this signal is now of sufficient strength to drive a complementary-symmetry power amplifier. The power amplifier has a sufficiently low output impedance so it can drive a speaker  $(4-16 \Omega)$  directly. Hence, an impedance-changing transformer to ensure maximum power transfer from power amplifier to speaker is not needed (see Fig. 2.18).

### 5.8.4 Summary

A radio receiver presents a good example of applications of analog circuitry presented thus far, even though a radio receiver is rarely assembled out of discrete components in the age of microchips. As integrated circuits become more common, various components of a receiver became available in chip form. First, preamplifiers came as chips, then the entire IF strip was made as an integrated circuit, and now practically the entire AM receiver is made in chip form. High-power receivers are more modular, with the receiving section as one module, the power supply as another, and the audio section as one chip, usually mounted on a heat sink.

# 5.9 Summary

In this chapter we explored the use of amplifiers in practical circuits.

- We started by stating the characteristics of ideal amplifiers (infinite input resistance, zero output resistance, very large but constant gain) which are frequently used as design goals for practical amplifiers. When the input signals to the transistor are small, we are able to replace the transistor by a linear model, the advantage of which is that the transistor could be viewed not as a mysterious three-terminal device, but as made up of ordinary circuit elements, namely, a resistor and a controlled source. Replacing the output terminals of a transistor by Thevenin's or Norton's equivalent allows us to treat a circuit with transistors as an ordinary circuit, that is, a circuit without transistor symbols. Furthermore, the gain of a small-signal amplifier can be expressed in terms of circuit parameters. For example, the gain of a FET amplifier is expressed as  $A = -g_m R_L$ .
- When a numerical value for the gain of an amplifier is given, it is understood to be applicable only for a frequency range called the midband. For frequencies below midband, the gain decreases because coupling capacitors are involved, and for frequencies above midband, the gain decreases because shunting capacitances, either internal to the transistor or external due to the circuit, are present. Midband is customarily defined as the frequency range between  $f_l$  and  $f_h$  for which the gain A does not fall below -3 dB. Typical bandwidth for audio amplifiers is 25 kHZ, for a TV set 6 MHz, for an 80-column monitor 15 MHz, and for an oscilloscope amplifier as much as 100 MHz.
- Cascading a number *N* of identical amplifiers will decrease the bandwidth in comparison to a single stage as the gain of the cascaded amplifiers will be down by -3N dB at the -3 dB frequencies of the single stage. Thus, even though the gain of cascaded amplifiers is  $A_{cas} = NA$ , it is limited to a narrower bandwidth.
- In integrated circuits capacitors are avoided as they take up too much space. It is possible to design direct-coupled amplifiers in which the collector potential of one stage is equal to the base potential of the succeeding stage. Eliminating the coupling capacitor also eliminates the drop in gain at low frequencies. Therefore, in integrated circuits the bandwidth is given by the upper half-power frequency,  $f_h$
- When pulses or rapidly changing signals need to be amplified, we showed that the more rapidly the signal changes, the larger the bandwidth of the amplifier must be for undistorted amplification of the signal. The rise time of a pulse  $t_r$  can be related to the bandwidth by  $t_r = 1/3f_h$ , where  $f_h$  is the high-cutoff frequency. Thus, larger-bandwidth amplifiers can more faithfully magnify sharper pulses.
- If a square pulse of length  $T_p$  is used as the input to an amplifier, what must the highfrequency cutoff  $f_h$  of the amplifier be so excessive distortion is avoided? An acceptable ballpark answer to this question is that  $f_h$  should be chosen such that the reciprocal of the pulse length  $T_p$  is equal to  $f_h = 1/T_p$ . However, the rise time  $t_r$  of the amplified pulse Eq. (5.32) gives a more accurate answer.

- After a signal is sufficiently amplified in voltage, which frequently is the end goal in some applications, power capabilities must be also added to the signal. This is achieved by feeding the amplified signal into a power amplifier, which typically is a current amplifier. At the output of a power amplifier we now have large voltages (on the order of power supply voltages) and a large current capability as depicted in Fig. 5.1. Transformer coupling of audio stages is convenient, but because of the cost and bulkiness of transformers, their use is confined to special situations. In solid-state devices, we can use complementary *npn* and *pnp* transistors as Class B push–pull-type power amplifiers which are very efficient and have a low output impedance, allowing low-impedance speakers to be directly coupled to them. Such power amplifiers, capable of delivering 50–200 W of audio power, come typically as flat chips, not much larger than  $2 \times 3$  in.
- An AM receiver served as an example to tie together seemingly disparate devices into a practical system. An FM receiver, TV set, or some other electronic device could have served that purpose just as well. Even though many components of the receiver shown are implemented in chip form (low-power and miniaturized receivers practically come as single chips), a discrete layout of a receiver allowed us to study the superheterodyne principle, demodulation, and automatic gain control. It should be pointed out that the schematic in Fig. 5.16 appears much simpler than a schematic of a commercial receiver. The reason is that in a commercial version of an AM radio, numerous transistors and diodes are used for all sorts of things such as stabilizing and protecting the circuitry against overvolt-ages, excessive currents, temperature fluctuations, etc. Furthermore, adding to the apparent complexity are circuits for the convenience of the consumer, such as treble, bass, loudness, etc. These kinds of peripheral circuits were left out of the schematic in Fig. 5.16 as not contributing to the fundamentals of an AM receiver. We can refer to the receiver in Fig. 5.16 as a bare-essentials receiver.

# Problems

**1.** A transducer produces a 1  $\mu$ W signal at 100  $\mu$ V, which is applied to an amplifier. If the output of the amplifier is to be 100 W at 1 V, find the voltage gain, current gain, and the power gain of the amplifier.

Ans:  $A_V = 10^4$ ;  $A_I = 10^4$ ;  $A_P = A_V A_I = 10^8$ .

- **2.** The (open-loop) gain of an amplifier which has an input/output resistance of  $10^5 \Omega/ 10^3 \Omega$  is given as  $10^4$ . If a transducer which has an internal resistance of  $100 \text{ k}\Omega$  and produces a  $10 \ \mu\text{V}$  signal is connected to the input of the amplifier, find the real gain of the amplifier when a load of  $1 \ k\Omega$  is connected to the output of the amplifier.
- **3.** Using the real amplifier outlined in Problem 2, how would you change the input/ output resistance of the amplifier so as to maximize the real gain?
- **4.** Evaluate the small-signal parameters at the operating point of the amplifier of Fig. 4.17 and use these to calculate the gain of the amplifier. Compare your result to the graphical result obtained in the text related to Fig. 4.17 (agreement within 10–15% is good).

- **5.** A MOSFET for which the output characteristics are given by Fig. 4.17c is to be represented by a small-signal model. Find the  $g_m$  and  $r_d$  parameters near  $V_{gs} = -2$  V and  $V_{ds} = 30$  V and specify the load resistor  $R_L$  which would result in a voltage gain of -12. *Ans:*  $g_m \approx 0.75$  mS;  $r_d \approx 60$  kΩ;  $R_L = 16$  kΩ.
- **6.** Calculate the small-signal gain of the amplifier of Fig. 4.16a. Compare the results using Eqs. (5.6) and (5.7).
- **7.** The source resistor  $R_s$  in the amplifier of Fig. 4.16a is not bypassed with a capacitor. Derive an expression for the small-signal gain of the amplifier with  $R_s$  not ignored and calculate the gain using values obtained in Examples 4.7 and 5.2. *Ans*:  $A_r = -g_m r_d R_L / (r_d + R_s + R_L)$ ; -4.57.
- **8.** The collector characteristics for BJTs are given by Figs. 4.7, 4.13, and 4.14. In each case calculate a representative value for current gain  $\beta$  (also known as  $h_f$ ). Ans:  $\beta = I_c/I_b = 12 \times 10^{-3}/100 \times 10^{-6} = 120$ ; 500; 55.
- **9.** A common-emitter amplifier uses a BJT with  $\beta = 60$ , operating at a *Q*-point for which  $I_c = 1$  mA. Use the small-signal equivalent circuit of Fig. 5.6b to find the voltage and current gain of the amplifier if the amplifier is to deliver an AC signal current of 0.3 mA rms to a load of  $R_L = 5$  kQ. Assume  $r_c \gg R_L$ . *Ans:*  $i_0/i_i = i_0/i_b = 60$ ;  $v_0/v_i = v_{ce}/v_{be} = -200$ .
- **10.** Using the amplifier specified in Problem 9, calculate the transconductance  $g_m$  and use it to find the voltage gain of the amplifier.
- **11.** A device (another amplifier, another load resistance, etc.) is connected to the output terminals of the amplifier in Fig. 5.7a. Find the impedance which the device "sees"; that is, find the output impedance of the amplifier. Use two methods.

*Method* A: Assume a voltage source  $v_i$  is connected to the input and find  $Z_o =$ 

 $v_{o,\text{open-circuit}}/i_{o,\text{short-circuit}}$ 

*Method B*: Short out  $v_i$ . Connect a voltage source v to the output and calculate the resulting current i; then  $Z_o = v/i$ .

**12.** A load resistor  $R_{L'}$  is connected to the output terminals of the amplifier in Fig. 5.7a. Find the current gain of the amplifier.

Ans:  $A_i \frac{i_{R'_L}}{i_b} = \frac{\beta(r_c ||R_L)}{(r_c ||R_L) + R'_L}$  using Fig. 5.7c and  $A_i = \frac{\beta R_L}{R_L + R'_L}$  using Fig. 5.7d.

- **13.** If the input to an amplifier is 1 W, calculate the gain of the amplifier in decibels if the amplifier output is 100 W, 1 W, or 0.1 W *Ans*: 20 dB;0 dB;-10 dB.
- **14.** In an audio system, the microphone produces a voltage of 10 mV which is connected by a cable to an amplifier with a voltage gain of 30 dB. The cable introduces a loss of 5 dB. Calculate (a) the gain of the system and (b) the output voltage.
- **15.** Adding a preamplifier to an audio amplifier increases the voltage gain by 60 dB. What is the corresponding factor by which the voltage is increased? *Ans*:  $10^3$ .

- **16.** An amplifier has an open-circuit voltage gain of 1500, an input impedance of  $3 \text{ k}\Omega$ , and an output impedance of  $300 \Omega$ . Find the voltage and power gain of the amplifier in decibels when a load impedance of  $200 \Omega$  is connected to the output of the amplifier. *Ans*:  $A_v = 55.6 \text{ dB}$ ;  $A_p = 67.3 \text{ dB}$ .
- **17.** Some AC voltmeters provide dBm readings which are based on a 600  $\Omega$  reference resistance in addition to the l mW reference power. If an AC voltmeter reads 16 on its dBm scale, what is the rms value of the voltage that corresponds to this reading?

Ans: 4.89 V.

- **18.** A microphone of  $300 \Omega$  impedance has an output at -60 dB below a 1 mW reference level. The microphone provides input to an amplifier which in turn is to provide an output level of 30 dBm when a load of 8  $\Omega$  is connected to the output terminals of the amplifier. Find
  - (a) The output voltage of the microphone
  - (b) The gain in dB required of the amplifier
  - (c) The output power of the amplifier
  - (d) The load voltage
- **19.** For the amplifier of Fig. 5.8, calculate the value of the coupling capacitor *C* if the halfpower frequency (cutoff or 3 dB frequency) for one stage is to be  $f_l = 10$  Hz. Assume  $R_L = 5 \text{ k}\Omega$  and  $r_i = 1 \text{ k}\Omega$ .
- **20.** For the amplifier of Problem 19, how many decibels (when compared to midband gain) will a two-stage amplifier lose at the one-stage half-power frequency  $f_l = 10$  Hz? *Ans*: -6 dB.
- **21.** For cascaded amplifiers in general, at the half-power frequency of one stage, what will the loss in decibels be in comparison to midband for a two-stage amplifier? For a three-stage? For an *n*-stage?
- **22.** For the amplifier of Problem 19, for which the one-stage half-power frequency was given as  $f_l = 10$  Hz, what will the corresponding half-power frequency be for the two-stage amplifier?

Ans: 15.6 Hz.

**23.** To calculate the decrease in bandwidth of a *n*-stage amplifier in comparison to a single-stage one, the -3 dB high and low frequencies are needed. Derive a formula for the low-frequency cutoff of a *n*-stage amplifier, if the single-stage low-frequency cutoff is  $f_l$  hertz.

Ans:  $f_{l,n} = f_l (10^{0.3/n} - 1)^{-1/2}$ .

- **24.** The total shunting stray capacitance at the output of an amplifier is given as 100 pF. If this amplifier is working into a load of 10 k $\Omega$ , find the high-frequency cutoff  $f_h$ .
- **25.** If the -3 dB corner frequency of a low-pass filter is given as  $f_o$ , what is the attenuation of this filter at the frequencies 0.1  $f_o$  and 10  $f_o$ ?




FIG. 5.18 (a) Tilted square wave caused by insufficient low-frequency content. (b) Smoothed square wave caused by insufficient high-frequency content. See Problem 26.

- **26.** An amplifier's bandwidth is specified as 20 Hz to 20 kHz. What would appropriate square-wave test frequencies be to confirm the specified bandwidth. Sketch the expected output waveforms at both square-wave frequencies. *Ans*: 628 Hz; 6 kHz and Fig. 5.18.
- **27.** A step-voltage (a voltage obtained when a battery is turned on) is to be amplified. If the rise time of the amplified step voltage is to be  $<2 \ \mu$ s (microseconds), find the amplifier bandwidth.
- **28.** A 5 ms voltage pulse (like the ideal input pulse shown in Fig. 5.11) is to be amplified. If the tilt in the amplified pulse is to be <20%, find the amplifier's low-frequency cutoff.
- **29.** An audio amplifier is to be used to amplify a single square pulse (as shown by the ideal input pulse in Fig. 5.11). If the pulse length is 3 ms (=T/2 in Fig. 5.11) and the bandwidth of the audio amplifier is specified by the half-power frequencies of 15 Hz and 20 kHz, estimate the tilt and the rise time of the amplifier output. *Ans*: 0.28; 22 µs.
- **30.** In the transformer-coupled power amplifier of Fig. 5.12, the AC load line was chosen as  $R'_{\rm L} = 500 \ \Omega$ . Does this give maximum power output? Would  $R'_{\rm L} = 1000 \ \Omega$  or  $R'_{\rm L} = 250 \ \Omega$  give more power?
- **31.** Find the transformer turns ratio for maximum output power when the load resistance  $R_{\rm L} = 10 \,\Omega$  for the amplifier in Fig. 5.12.
- **32.** In the amplifier of Fig. 5.12, if one of the biasing resistors  $R_2$  is changed to 6 k $\Omega$ , what must be the new value of  $R_1$  be so as to maintain the same biasing? *Ans*: 479.5  $\Omega$ .
- **33.** The efficiency of the amplifier in Fig. 5.12 is close to 50% with  $R_{\rm L} = 5 \Omega$ . What is the efficiency of the amplifier if the load resistor is changed to  $R_{\rm L} = 10 \Omega$ .
- **34.** Design a transformer-coupled power amplifier of the type shown in Fig. 5.12 to deliver power to a 5  $\Omega$  speaker. You have available a 5 V battery that can deliver a 10 mA current on the average. Retain  $R_{\rm E}$  and  $R_{\rm 2}$  but
  - (a) Find the new value of  $R_1$
  - (b) Find the output power and the efficiency of the amplifier

Ans:  $I_{c,Q} = 10$  mA;  $V_{ce,Q} = 5$  V;  $R_1 = 800 \Omega$ ;  $R_L' = 500 \Omega$ ; 25 mW  $\approx 50\%$ .

- **35.** For the Class B push–pull amplifier of Fig. 5.13 determine the required reflected load resistance  $R_{L}'$  if the battery voltage  $V_{CC} = 9$  V and the output power is 0.5 W. *Ans*: 81  $\Omega$ .
- **36.** Determine the maximum current amplitude  $I_c$  for the Class B push–pull power amplifier of Fig. 5.13 if the output power is 1 W and  $V_{CC} = 12$  V.
- **37.** In the complementary-symmetry amplifier of Fig. 5.15,  $R_{\rm L} = 8 \Omega$  and  $V_{\rm CC} = 12$  V. Assume that when either transistor conducts,  $V_{ce, \text{ sat.}} \approx 0$ ; that is, when  $v_i > 0$ , T1 conducts and T2 is cut off and vice versa. Find
  - (a) The maximum power delivered to the load  $R_{\rm L}$ .
  - (b) The maximum power dissipated by each transistor. *Note*: for each transistor, the collector dissipation is one-half the total dissipation.
- **38.** List the desirable features of a superheterodyne receiver.
- **39.** If an IF frequency of 200 kHz is desired, list the range of frequencies that a local oscillator must produce for AM band reception.
- **40.** In the AM receiver of Fig. 5.16, the low-pass RC filter in the demodulator stage is to be designed so it will pass audio frequencies up to 10 kHz. Find appropriate values for *R* and *C*.

*Ans*:  $R = 10 \text{ k}\Omega$ ; C = 1.59 nF.

**41.** If the time constant for the AGC signal in an AM radio is chosen as 50 ms, find the value of  $C_g$  in Fig. 5.16 if  $R_g = 15 \text{ k}\Omega$ . What is the cutoff frequency of this filter?

*Hint*: A reasonable estimate of the 3 dB frequency  $f_h$  of an amplifier used to amplify a pulse of pulse length T/2 is to choose  $f_h$  equal to the reciprocal of the pulse length, i.e.,  $f_h = 1/(T/2)$ . From Eq. (5.32) we then have  $t_r = 0.33(T/2)$ . Clearly an amplifier with a larger bandwidth than 1/(T/2) hertz will reproduce the initial shape of the square pulse more faithfully.

# 6

# **Operational amplifiers**

# 6.1 Introduction

Integrated circuit technology made possible the operational amplifier (op amp) on a chip, which is a high-gain, multitransistor voltage amplifier, encapsulated in a small chip and costing less than a dollar. The first popular chip was the 741, a 24-transistor op amp. It came out in the late 1960s and continues to be popular to this day. Op amps were originally used in analog computers where, by changing the external circuitry which is connected to the op amp, they could be used as adders, integrators, and differentiators. Today these versatile amplifiers find applications in all fields, including signal processing, filtering, switching circuitry, instrumentation, and so forth. Their use is only limited by the ingenuity of the designer.

An op amp is designed to handle two inputs at the same time. The output signal will be an amplified version of the difference between the two inputs. That is, if  $v_+$  and  $v_-$  are the two inputs,  $v_{out} = A(v_+ - v_-)$ , where *A* is the *voltage gain* of the op amp. If we set one of the inputs to zero (grounded),  $v_{out}$  will then just be an amplified version of the nonzero input signal, that is,  $v_{out} = Av_+$  or  $v_{out} = -Av_-$ . The ability to amplify the difference between two signals makes the op amp valuable in instrumentation, where unwanted interference signals common to both inputs are automatically canceled out.

# 6.2 OP AMP: An almost ideal amplifier

In Section 5.2, we learned that an ideal amplifier is characterized by infinite gain  $(A = \infty)$ , infinite input resistance  $(R_i = \infty)$ , and zero output resistance  $(R_o = 0)$ . To these characteristics we could also add that the bandwidth should be infinite–in other words, the ideal amplifier amplifies all frequencies from DC to the highest frequencies with the same gain—and furthermore that all of the preceding characteristics should remain stable with temperature changes. The equivalent circuit of such an amplifier is given by Fig. 5.3.

The op amp matches these characteristics to a high degree. A popular model is the  $\mu$ A741, a cheap but high-performance operational amplifier for which  $A = 10^5$ ,  $R_i = 2 \text{ M}\Omega$ , and  $R_o = 75 \Omega$ . Fig. 6.1a gives the equivalent circuit of an op amp enclosed by a triangle, which is the traditional symbol for the op amp. It is basically a differential amplifier as it responds to the difference in the voltages applied to the inverting and noninverting inputs, i.e.,

$$v_o = A(v_+ - v_-) = Av_d \tag{6.1}$$




FIG. 6.1 (a) The equivalent circuit (open-loop) of an op amp showing two input terminals, (b) The inverting amplifier consists of an op amp and external circuitry (closed-loop). For simplicity, power supply connections to the op amp are not shown, (c) The equivalent circuit of the inverting amplifier, using the ideal representation for the op amp.

where *A* is the open-loop (no feedback) gain of the op amp (typically  $10^5$  or larger). Note that the polarity of  $v_d$  is given by the + and – signs of the input terminals. For most circuit calculations the ideal representation of an op amp (shown within the dashed triangle in Fig. 6.1c) can be used; that is, in Fig. 6.1a the input resistance  $R_i$  is replaced by an open circuit ( $R_i = \infty$ ) and the output resistance  $R_o$  is replaced by a short circuit ( $R_o = 0$ ).

An op amp, even though almost ideal in the first three characteristics (A,  $R_i$ , and  $R_o$ ), has a gain that varies substantially as the frequency of the input signal changes, and furthermore its characteristics are not very stable with temperature changes. Therefore, typical use of an op amp is in a closed-loop configuration in which negative feedback is applied which "kills" much of the open-loop gain of the op amp, resulting in a lesser but very stable gain. The loop is closed by using external resistors to feed back some of the output voltage to the input. An example is provided in the following section.

### 6.2.1 The inverting amplifier

The simplest example of a closed-loop configuration is the inverting amplifier shown in Fig. 6.1b, in which an input signal  $v_i$  is applied to the inverting (negative) terminal through the  $R_1$  resistor and the noninverting input is grounded, while  $R_F$  serves to "feedback" from

output to input. The circuit equivalent of this popular amplifier is shown in Fig. 6.1c. Using Kirchoff's voltage law we can readily write for the input loop  $v_i = i_1 R_1 - v_d$ , and for the output loop  $v_o = Av_d = -i_F R_F - v_d$ . Note that in the equivalent circuit we show a connection from the controlled voltage source  $Av_d$  to ground that is not present in Fig. 6.1b this can be confusing. However, in Fig. 6.1b the op amp is represented simplistically by a triangle symbol and such a connection would add little meaning. Besides, when analyzing a circuit which has op amps, the equivalent circuit for each op amp should always be used. The voltage gain  $A_r$  with feedback is obtained as follows: using the ideal representation  $(R_i = \infty, R_o = 0)$  of the op amp shown in Fig. 6.1c, we conclude that since  $R_{i_r} = \infty$ , i = 0. Therefore all current through  $R_1$  passes through  $R_F$ 

$$i_1 = i_F \tag{6.2}$$

Furthermore, we note that  $v_d = v_o/A \approx 0$  as  $A \to \infty$ , so the op amp input is in effect shorted and the inverting terminal is effectively grounded.<sup>1</sup> Therefore, the gain can be stated as

$$A_r = \frac{v_o}{v_i} = \frac{-i_F R_F}{i_1 R_1} = -\frac{R_F}{R_1}$$
(6.3)

This is a surprising result, as it says that the gain of the op amp with the external circuitry is equal to a ratio of the resistances of a feedback resistor and an input resistor. The gain is thus determined by external resistors only and is independent of A as long as A is high. Obviously, resistors are much less frequency and temperature sensitive than op amps. Hence, we have obtained an amplifier whose gain is not as high as A of an op amp alone, but it is very stable and has a constant value. The minus sign in Eq. (6.3) means that there is a phase reversal in the output voltage.

Let us elaborate on the result obtained in Eq. (6.3). A consequence of the output voltage fed back by resistor  $R_F$  to the inverting terminal is to make that terminal (point *P*) a virtual ground (suggested by the dashed ground symbol at *P*), which means that the voltage at that terminal,  $v_-$ , is zero. What makes this result so remarkable is that a real short circuit between ground and point *P* does not exist as then a substantial current would flow to ground. Point *P* is at ground potential but no current flows as i = 0 for the op amp, and hence the label virtual ground. Point *P*, for the inverting configuration, remains a virtual ground for any variations in the input signal  $v_i$ .

In addition to being a virtual ground, point *P*, for the inverting configuration, is also referred to as *summing point*. To sum several signals, for example, we can connect several resistors to point *P* as shown in Fig. 6.4a. The sum of the signal currents in the input resistors equals the current in  $R_F$  since no current to ground exists at point *P*. Because the addition appears to take place at point *P*, it is called a summing point.

<sup>&</sup>lt;sup>1</sup>Note that the output voltage  $v_o$  is limited by the power supply voltage, which is typically between 5 and 15 V. Hence, the input voltage  $v_d$  would be on the order of microvolts, given that  $A > 10^5$ .

### Example 6.1

For the inverting amplifier of Fig. 6.1b, find the gain, input resistance,  $v_{dv} v_{iv} i$ , and  $i_F$  Assume  $A = 5 \times 10^5$ ,  $R_i = 10^6 \Omega$ ,  $R_o = 0$ ,  $R_F = 100 \text{ k}\Omega$ ,  $R_1 = 1 \text{ k}\Omega$ , and the power supply voltage is  $\pm 5 \text{ V}$ . In order to obtain a better understanding, derive the op amp gain, Eq. (6.3), without initially setting  $v_d = 0$ .

Since the amplifier input impedance  $R_i$  is large, the current *i* flowing into the op amp is negligible. Therefore, as in Eq. (6.2), current in  $R_1$  equals the current in  $R_F$  i.e.,

$$\frac{v_i + v_d}{R_1} = \frac{-v_d - v_o}{R_F}$$

Using Eq. (6.1),  $v_d = v_o/A$  in the above expression, we obtain

$$v_o\left(1+\frac{1}{A}+\frac{R_F}{AR_1}\right) = -\frac{R_F}{R_1}v_i$$

Given that the op amp gain is very large, we can take the limit as  $A \rightarrow \infty$  and obtain

$$v_o = -\frac{R_F}{R_1}v_i$$

which is the desired result of Eq. (6.3).

The gain of the op amp with external circuitry depends only on the external resistors that are connected to the op amp. Hence, from Eq. (6.3),  $A_r = -R_F/R_1 = -100/1 = -100$ . The minus sign in the gain expression implies that the amplified output signal is 180° out of phase with the input signal.

The input resistance (it is the resistance that a source would see when connected to the  $v_i$  input terminals) is simply  $R = v_i/i_1 = R_1 = 1 \text{ k}\Omega$ . This is a rather low input impedance (in practice the term *impedance* is used when addressing any kind of input resistance), not suitable when a high-impedance source is to be connected to the input terminals, as then only a small portion of the source voltage would be driving the amplifier. In addition, a feeble source might not be able to provide the large currents which a low input impedance requires. Ideally, a high-impedance voltage source should work into an infinite-impedance voltage amplifier.

The maximum magnitude of the output voltage  $v_o$  is limited by the supply or battery voltage (it usually is less by about 2 V). Any figure displaying a load line such as Fig. 4.13b or Fig. 4.17c shows that  $v_o$  max  $\approx v_{\text{powersupply}}$ . Assuming  $v_o = -5$  V, we obtain for the differential voltage  $v_d = -5$  V/ $-A = 5/5 \times 10^5 = 10 \,\mu$ V, which is a very small voltage and is usually neglected.

From Eq. (6.3), we have that  $v_i = (-R_1/R_F) v_o = (-1/100)(-5) = 50$  mV. The current *i* flowing into the op amp input is given by  $i = v_d/R_i = 10 \ \mu\text{V}/1 \ \text{M}\Omega = 0.00001 \ \mu\text{A} = 10 \text{ pA}$ . This current is so small, that the approximation by zero is valid.

The feedback current  $i_F = i_1$ . Hence,  $i_F = v_o/R_F = 5 \text{ V}/100 \text{ k}\Omega = 50 \text{ }\mu\text{A}$ .

In summary we state two basic rules for the analysis of op amp circuits. *Rule 1* is assume the two input terminals are at the same voltage, i.e., the differential voltage  $v_d = 0$  (or equivalently  $v_+ = v_-$ ). *Rule 2* is assume no current flows into either input terminal (i = 0). Practically any new op amp configuration with feedback can be analyzed this way.

### 6.2.2 The noninverting amplifier

If we apply the input signal to the noninverting terminal and the feedback voltage to the inverting terminal, as shown in Fig. 6.2a, the result is an amplifier with very high input impedance, low output impedance, and no phase reversal. Such an amplifier is ideal as it can be driven by a high-impedance source (it does not load the source) and can drive a low-impedance load (the load does not affect the amplifier).

To realize the noninverting amplifier, we ground  $R_1$  of Fig. 6.1b or C and apply the input signal  $v_i$ , at the noninverting terminal. The voltage  $i_1R_1$  is then applied to the inverting terminal as negative feedback voltage  $v_1$ . Again, we assume that the input current *i* is zero and  $v_d = 0$ , and hence  $v_i = v_1$ . With op amp input current *i* equal to zero, the currents through  $R_F$  and  $R_1$  are the same, therefore

$$\frac{v_o - v_1}{R_F} = \frac{v_1}{R_1}$$

The real gain of the op amp with external circuitry is then

$$A_r = \frac{v_o}{v_i} = \frac{v_o}{v_1} = \frac{i_1(R_F + R_1)}{i_1R_1} = 1 + \frac{R_F}{R_1}$$
(6.4)

As in the case of the inverting amplifier, gain depends on the ratio of two external resistances.

Whereas the input impedance of the inverting amplifier was low, equal to  $R_1$  in Fig. 6.1b, the input impedance of the noninverting amplifier for practical purposes can be approximated by infinity. Using Fig. 6.2a, the input impedance can be stated as  $R'_i = v_i/i$ . Kirchoff's voltage law for the input loop gives us

$$-v_i + v_d + i_1 R_1 = 0 ag{6.5}$$

where  $v_d = i R_i$ . Solving for *i* in Eq. (6.5), we have for the input impedance

$$R'_{i} = \frac{v_{i}}{i} = \frac{v_{i}}{(v_{i} - i_{1}R_{1})/R_{i}} = \frac{R_{i}}{1 - i_{1}R_{1}/v_{i}} \approx \frac{R_{i}}{1 - 1} = \infty$$




FIG. 6.2 (a) The noninverting op amp configuration, (b) A voltage follower for which  $v_o = v_i$ .

where, using Eq. (6.5), we have approximated  $i_1 R_1 \approx v_i$ . A more careful analysis would show that the input impedance of the noninverting amplifier is  $R'_i \gg R_i$ , and since  $R_i$ , is on the order of several megaohms for op amps, the approximation of  $R'_i$  by infinity is very useful. The noninverting amplifier is thus ideally suited to amplify signals from feeble (high-impedance) sources.<sup>2</sup>

## 6.3 Voltage followers and the unit gain buffer

A special case of the noninverting amplifier is the useful configuration known as the voltage follower, shown in Fig. 6.2b. It is obtained by letting  $R_F = 0$  (short circuit) and  $R_1 = \infty$  (open circuit) in the circuit of Fig. 6.2a. The gain of this configuration is then

$$A_r = \frac{v_o}{v_i} = 1 + \frac{R_F}{R_1} = 1 \tag{6.6}$$

which means that the output voltage follows the input voltage. The input impedance  $R'_i$  of the voltage follower is found by applying Kirchoff's voltage law to the circuit of Fig. 6.2b. This results in  $v_i = v_d + v_o = i R_i + A v_d = i R_i(1 + A) \approx i R_i A$ , where we have used that  $v_d = i R_i$  and  $v_o = A v_d$ . As the input impedance is the ratio of input voltage and input current, we obtain

$$R_i' = \frac{v_i}{i} = AR_i \tag{6.7}$$

The approximation of  $R'_i$  by infinity is again valid since typically for op amps  $R_i = 1 \text{ M}\Omega$ and  $A = 10^6$ , giving  $R'_i = 10^{12} \Omega = 1 \text{ T}\Omega$  A million megaohms, for all practical purposes, is an open circuit.

Such a device, when placed between source and load, protects the source from having to deliver high load currents. It is then called a unit gain buffer. *Buffering*, or isolating the source from its load, is frequently necessary since sources, such as transducers, sensors, microphones, and tapeheads, do not produce any significant power. Connecting a low-impedance load directly to a high-impedance source would drop the available voltage to the load to negligible levels. On the other hand, a buffer with a practically infinite input impedance and an almost zero output impedance would deliver the entire source voltage to the load.<sup>3</sup>

<sup>&</sup>lt;sup>2</sup>Furthermore, the output impedance of a noninverting amplifier is much less than  $R_o$  and  $R_o$  for most op amps is about 100  $\Omega$ .


<sup>&</sup>lt;sup>3</sup>Of course, a noninverting amplifier provides buffering and amplification. However, there are many instances when only buffering is required.

### Example 6.2

A pickup device has an internal impedance of  $R_s = 10 \text{ k}\Omega$  and produces a voltage of  $v_s = 2 \text{ V}$ . If it is to drive a chart recorder which can be represented by a load impedance of 500  $\Omega$ , find the voltage and power available to the chart recorder. Repeat when a unity gain buffer is introduced between source and load.

The load voltage is  $v_L - v_o = v_s 0.5/(10 + 0.5) = 0.095$  V and power delivered to the load is  $P_L = v_L^2/R_L = (0.095)^2/500 = 18.14 \mu$ W.

Placing a buffer between source and load, as shown in Fig. 6.3a, and approximating the buffer by an ideal one ( $R_i = \infty$ ,  $R_o = 0$ ), which means that the buffer voltage equals the source voltage (no input current flows because  $R_i = \infty$ ) and the load voltage equals the buffer voltage (because  $R_o = 0$ ), the load voltage is then  $v_L = 2$  V and the power delivered is



**FIG. 6.3** (a) A voltage follower is used as a buffer between a weak source and a load, isolating the source from excessive current demands, (b) The buffer is shown as an ideal buffer which draws no current from the source and has zero internal voltage drop.

 $P_{\rm L} = v_L^2/R_{\rm L} = 2^2/500 = 8$  mW. The introduction of a buffer results in a voltage gain of 2 V/ 0.095 V = 21 and a power gain of 8 mW/18.14  $\mu$ W = 441, which demonstrates the effectiveness of a buffer. It goes without saying that most pickup and transducer sources could not deliver the necessary current or power to drive low-impedance loads without the use of a buffer.

# 6.4 Summers, subtracters, and digital-to-analog converters


By applying several inputs to the inverting amplifier, as shown in Fig. 6.4a, we obtain the summer amplifier, which gives an output voltage that is the sum of input voltages.

Such a configuration can be used, for example, to mix audio signals. As pointed out in the paragraph preceding Example 6.1, point *P* is a current summing point as no current can flow to ground. Therefore,

$$i_1 + i_2 + i_3 = i_F \tag{6.8}$$

$$\frac{v_1}{R_1} + \frac{v_2}{R_2} + \frac{v_3}{R_3} = -\frac{v_o}{R_F}$$
(6.9)

### 238 Electronics and communications for scientists and engineers






FIG. 6.4 (a) A summing amplifier, (b) A subtracting amplifier, (c) A table giving 3-bit binary numbers (logic 0 and 1 are represented by voltages 0 V and 5 V, respectively) and their decimal equivalents.

which equals

$$v_o = -\frac{R_F}{R_1}(v_1 + v_2 + v_3) \tag{6.10}$$

when  $R_1 = R_2 = R_3$ . We refer to this as an inverting adder. A noninverting adder, that is, one giving Eq. (6.10) but without the minus sign, can be designed by connecting an inverter to output  $v_o$ . An inverter is an inverting amplifier like that of Fig. 6.1b with  $R_F = R_1$ , resulting in  $v_o = -v_i$ .

A subtracter is shown in Fig. 6.4b. Input  $v_1$  passes through an inverter, which has a gain of -1 (that is, the output signal is phase-shifted by 180° with respect to the input signal). The resulting output voltage is thus the difference of the two input voltages, or

$$v_o = -\frac{R_F}{R_1}(v_2 - v_1) \tag{6.11}$$

By choosing  $R_F = R_1$ , we would obtain a simple subtracter for which  $v_o = v_1 - v_2$ .

A digital-to-analog converter (DAC) translates a binary number to an analog signal. For example, the table in Fig. 6.4c gives the 3-bit binary numbers 000–111 and their equivalent decimal numbers 0–7. The digital input signals are  $v_1 - v_3$  and the decimal-equivalent voltage is  $v_o$ . The binary digits 0 and 1 are represented by the input voltages 0 V and 5 V, respectively.

We can select the inverting summer, Fig. 6.4a, to perform the conversion. The output voltage for such a summer, using Eq. (6.9), is

$$v_o = -R_F \left( \frac{v_1}{R_1} + \frac{v_2}{R_2} + \frac{v_3}{R_3} \right) \tag{6.12}$$

If we choose (by trial and error)  $R_F = 8 \text{ k}\Omega$ ,  $R_3 = 10 \text{ k}\Omega$ ,  $R_2 = 20 \text{ k}\Omega$ , and  $R_1 = 40 \text{ k}\Omega$ , a binary input signal 001 ( $v_3 = 0$ ,  $v_2 = 0$ ,  $v_1 = 5 \text{ V}$ ) applied to the summer would give us the following output voltage: using Eq. (6.12) we obtain  $v_o = -8(5/40 + 0 + 0) = -1.^4$  Similarly, for input 111 ( $v_3 = 5$ ,  $v_2 = 5$ ,  $v_1 = 5$ ), we would obtain  $v_o = -8(5/40 + 5/20 + 5/10) = -7$ . Hence, the inverting summer performs a digital to analog conversion. By adding more inputs  $v_4$ ,  $v_5$ , ..., to the summer, we can handle larger binary numbers.

# Example 6.3

A noninverting summer is shown in Fig. 6.5. Analyze the circuit and show that it performs the mathematical summing operation. As the current into the noninverting terminal of the op amp is vanishingly small, the node at  $v_p$  acts as a current summing point for currents flowing in the two *R* resistors. Therefore,




FIG. 6.5 A noninverting summer.

$$\frac{v_2 - v_p}{R} + \frac{v_1 - v_p}{R} = 0 \tag{6.13}$$

which results in

$$v_2 + v_1 = 2v_p \tag{6.14}$$

At the output terminal we have that the current through  $R_F$  and  $R_1$  is the same, that is,  $(v_o - v'_1/R_F = v'_1/R_1)$ , because current into the inverting terminal of the op amp is vanishingly small. Noting that voltage  $v'_1 = v_p$ , because  $v_d \approx 0$ , we have

$$\frac{v_o - v_p}{R_F} = \frac{v_p}{R_1} \tag{6.15}$$

Substituting into this equation  $v_p$  from Eq. (6.14) gives us the desired result

$$v_o = \frac{R_1 + R_F}{2R_1} (v_1 + v_2) \tag{6.16}$$

which is that the circuit of Fig. 6.5 performs the mathematical summing operation. A note of caution though: since the node at  $v_p$  is not at zero volts, there can be interference (cross talk)

<sup>4</sup>For simplicity, we are ignoring the minus sign on  $v_o$ . This can be rectified by adding an inverter to the summer, or by using a noninverting summing amplifier.

between the input signals. In that sense, the inverting summer is superior and hence more useful since point *P* is a virtual ground in the inverting amplifier.

# 6.5 The differential amplifier

In many practical environments, such as instrumentation, biomedical applications, control systems, etc., we need to amplify the difference between two signals. In these situations, the differential amplifier, typically an op amp configuration as shown in Fig. 6.6, is used. An advantage of a differential amplifier is that any signal common to both inputs (common mode signal) is canceled and does not appear in the output voltage  $v_o$ . Undesirable signals such as noise, AC hum, DC level, drift, etc., are canceled as they are picked up equally at both inputs. On the other hand, even the smallest difference in the inputs (differential mode signal) is amplified. In situations where an interference signal is much stronger than a desired signal in need of amplification, a difference amplifier is frequently the only solution. One could conclude that an op amp by itself should serve that purpose, since after all its output is given by Eq. (6.1) as  $v_o = A(v_+ - v_-) = A v_d$ . Practically, this would result in a very poor, unstable differential amplifier and, as discussed previously, operation in a closed-loop configurations which introduces negative feedback is needed to give stable amplification.

Op amps, in the configuration of Fig. 6.6, are widely used differential amplifiers. To analyze this circuit, recall that current into an ideal op amp is zero, which gives for the loop equation at the inverting terminal

$$v_1 = i_i R + v_- = \frac{v_1 - v_o}{R + R_F} R + v_-$$
(6.17)

At the noninverting terminal we can write either a loop equation or by voltage division obtain

$$v_{+} = v_2 \frac{R_F}{R + R_F} \tag{6.18}$$

(6.19)

Recall that for an ideal op amp,  $v_d = 0$ , or equivalently  $v_+ = v_-$ ; combining this with the above two equations gives us the desired result for the differential amplifier




FIG. 6.6 A differential amplifier, showing the external feedback circuitry.

Hence, the output voltage is proportional to the difference of the input signals amplified by the closed-loop gain  $R_F/R$ . The gain is stable as it is independent of any op amp parameters such as A, which can vary significantly with temperature, frequency, etc., and furthermore, A is specified by the manufacturer. On the other hand, the gain  $R_F/R$  depends only on the values of two resistors, and is therefore stable and can easily be changed by the circuit designer.

### 6.5.1 Practical versus ideal

The above output voltage, Eq. (6.19), is due to differential-mode signals,  $v_2 - v_1$ , and would be the only output voltage if the op amp were perfectly balanced, that is, *ideal*. Unfortunately, practical op amps never are; they produce a small output voltage even when the differential input signal is zero. For example, let us put identical signals  $v_{\rm cm}$ on both inputs,<sup>5</sup> where  $v_{\rm cm}$  is called the *common-mode voltage* as  $v_{\rm cm}$  contributes equally to  $v_1$  and  $v_2$ . We now have that  $v_1 = v_2$  and that  $v_{cm} = v_1$  and  $v_{cm} = v_2$ . (By adding  $v_1$  and  $v_2$ , we can also express the common-mode signal as  $v_{\rm cm} = (v_1 + v_2)/2$ , which is just the average of the two input signals.) Any output voltage that is now obtained must be an amplified version of the common-mode signal only and therefore can be stated as  $v_o = A_{cm}v_{cm}$ , where  $A_{cm}$  is the common-mode gain.  $A_{cm}$  for an ideal differential amplifier is obviously zero as an ideal amplifier responds only to the difference voltage  $v_2 - v_1$  and not to the common-mode voltage  $v_{\rm cm}$ . The fact that a practical op amp responds to the average signal level can create unexpected errors. For example, if one signal is  $10 \,\mu\text{V}$  and the second  $-10 \,\mu\text{V}$ , the output voltage will be different than if the inputs had been 510 and 490  $\mu$ V, even though the difference signal of 20  $\mu$ V is the same in both cases.

To answer the question of how good a practical differential amplifier is in comparison with an ideal one, we define a common-mode rejection ratio, CMRR, as

$$CMRR = \frac{A_{dm}}{A_{cm}}$$
(6.20)

where  $A_{dm}$  is the *differential-mode gain* and from Eq. (6.19) is equal to  $R_F/R$ . Thus, CMRR for a practical op amp is a measure of quality—the larger the number, the better, as CMRR for an ideal op amp is infinite.<sup>6</sup> Because CMRR is normally a large number, we express it in decibels as CMRR(dB) = 20 logCMRR (typical values are 50–100 dB).

<sup>&</sup>lt;sup>5</sup>Equivalently, we could short the inputs together and apply a voltage  $v_{cm}$  to the shorted input. This would guarantee that the difference voltage  $v_2 - v_1$  equals zero at the input.

<sup>&</sup>lt;sup>6</sup>It should be noted in passing that CMRR for an op amp alone, Fig. 6.1*a*, is the same as that for the op amp circuit with feedback, Fig. 6.6. The CMRR for the 741 op amp is given in the manufacturers spec sheet as 90 dB and thus is also the CMRR of the differential amplifier of Fig. 6.6.

Since for a practical amplifier, the output voltage Eq. (6.19) has an additional component due to the common input voltage  $v_{cm}$ , we can write the total voltage by linear superposition as

$$v_o = (v_2 - v_1)A_{\rm dm} + \frac{v_1 + v_2}{2}A_{\rm cm}$$
  
=  $(v_2 - v_1)A_{\rm dm} \left(1 + \frac{1}{\rm CMRR} \frac{(v_1 + v_2)/2}{v_2 - v_1}\right)$  (6.21)

where the voltage gain<sup>7</sup> for the difference-mode signal is  $A_{dm}$  and that for the commonmode signal is  $A_{cm}$ . The desired output is  $(v_2 - v_1) A_{dm}$  but the presence of a commonmode input adds an error term, which is small if CMRR is large or if the common-mode input  $v_{cm}$  is small. Ideally, the two input signals should be of equal strength and 180° out of phase. Then, the common-mode signal would be zero, the differential-mode signal a maximum, and the output voltage a linear magnification of the input signal, given by the first term of Eq. (6.21), or by Eq. (6.19). Unfortunately, in most practical situations, it is just the opposite. Typically in practice, a signal of only a few millivolts rides on a common-mode signal of several volts as shown in the following example.

#### Example 6.4

Find the output voltage  $v_o$  for a differential amplifier (Fig. 6.6) if the input voltages are  $v_1 = 9$  V and  $v_2 = 9.02$  V. Use  $R = 1 \text{ k}\Omega$ ,  $R_F = 120 \text{ k}\Omega$ , and a 741 op amp for which specifications are given as a CMRR of 90 dB and an open-loop gain of  $A = 2 \times 10^5$ .

Before proceeding with the solution, we should note that only a small 20 mV signal is riding on a large common-mode voltage of 9 V. The closed-loop gain is obtained from Eq. (6.19) as  $A_{\rm dm} = R_F/R = 120$ . Expressing the 90 dB common-mode rejection ratio as a numerical value gives CMRR =  $10^{90/20} = 31,623$ . To obtain the common-mode gain, we use Eq. (6.20), which gives  $A_{\rm cm} = A_{\rm dm}/\text{CMRR} = 120/31,623 = 0.00379$ . The output voltage can now be given, using Eq. (6.21), as

$$v_o = (v_2 - v_1)A_{dm} + \frac{v_1 + v_2}{2}A_{cm}$$
  
= (9.02 - 9)120 +  $\frac{9+9.02}{2}$ 0.00379  
= 2.4 + 0.034 = 2.434V

The deviation from the expected value of 2.4 V caused by the common-mode signal is small in this case, only 0.034 V or 1.4%. This is due to the high CMRR value of the fine 741 op amp. A lesser value than 90 dB for CMRR would have substantially increased the percentage deviation.

In some situations, the closed-loop common-mode gain  $A_{cm}$  for a differential amplifier is not known, but the open-loop (no feedback) gain *A* for the op amp and its CMRR is specified

<sup>&</sup>lt;sup>7</sup>For example,  $A_{dm}$  can be measured by setting  $v_1 = -v_2 = 0.5$  V, which results in  $(v_2 - v_1) = 1$  V and  $v_{cm} = (v_1 + v_2)/2 = 0$ . The measured output voltage would then be  $v_o = A_{dm}$ , which is the gain for the difference signal. Likewise, setting  $v_1 = v_1 = 1$  V results in  $(v_2 - v_1) = 0$  and  $v_{cm} = 1$  V; consequently  $v_o = A_{cm}$  and the output voltage gives the gain for the common-mode signal.

by the manufacturer. In these situations it is important to know that the CMRR for an op amp alone and an op amp with feedback is the same, as can be seen from an examination of Eq. (6.21). Therefore,  $CMRR = A_{dm}/A_{cm} = A/A_{cm,openloop}$ . This should allow calculation of  $A_{cm}$  as  $A_{dm}$  can be obtained directly from the relationship  $A_{dm} = R_F/R$ .

### 6.5.2 Interference signals

Amplifiers with high-impedance inputs are well suited to the amplification of feeble signals since the sources for these signals in turn have high impedance. For example, a moderately high-impedance input might be  $1 \text{ M}\Omega$ . If the source also has a  $1 \text{ M}\Omega$  internal impedance and generates a 10 mV signal, 5 mV will then be available across the amplifier input terminals for amplification.

The difficulty with high-impedance inputs is that any stray electric or magnetic fields can induce interfering voltages, at times very large, across the input terminals. For example, electric noise fields due to power lines, lightning, sparking, switching circuits, motors, arc welders, etc., can set up  $I R_o$  voltage drops across the input impedance. Equivalently, the electric noise fields can be viewed as capacitive coupling between the noise source and the amplifier input as suggested in Fig. 6.7a. By voltage-divider action, the interfering signal at the input will be  $V_{\text{noise}}R_{in}/(R_{in} + 1/j\omega C)$ .<sup>8</sup> Even though the stray coupling capacitances are very small (less than picofarad for *C*), if the input impedance  $R_{in}$  or if the frequency  $\omega$  of the interfering signal is high, much of the noise voltage  $V_n$  is developed across the input terminals and will be amplified with the desired signal  $V_s$ . Using shielded wires, with the outside conducting sheath connected to ground, can substantially reduce capacitive pickup as then the interfering signal will be conducted harmlessly to ground.

A second source of interference are magnetic fields which are produced wherever electric current flows. Thus, power lines and power machinery are a source of stray magnetic fields. Faraday's law tells us that a time-varying magnetic field will induce a voltage, also known as induced emf, in wires which surround the magnetic field. That is,  $v_{ind} = -AdB/dt$ , where *A* is an area formed by wires that close around the magnetic field *B*.<sup>9</sup> Fig. 6.7b shows such an area *A*, in this case a long rectangular area formed by the parallel, connecting wires between a source and the amplifier input. This area is threaded by a changing magnetic field *B*, most likely caused by 60 Hz power lines. Such induced voltages are unwelcome as they are amplified along with the desired signal, causing errors and distortion in the amplifier output. A remedy for this type of interference is to minimize the enclosing area by running the wires parallel and close to each other. If this does not reduce

<sup>&</sup>lt;sup>8</sup>To be strictly correct,  $R_{in}$  should be replaced by  $R_{in} \parallel Z_s$ , since  $R_{in}$  is in parallel with  $Z_s$  in Fig. 6.7a. Also, for brevity, the phasor expression for the interfering signal is given. However, since a signal must be a real number, we can obtain its magnitude by multiplying the phasor expression by its complex conjugate and taking the square root as outlined in Chapter 2 (see Eq. 2.5 or Eq. 2.11).

<sup>&</sup>lt;sup>9</sup>If the magnetic field is sinusoidal with angular frequency  $\omega$ , then the magnitude of  $v_{ind} = A\omega B$ . The induced voltage is thus proportional to the area looped by the wires, the frequency, and the strength of the magnetic field.





FIG. 6.7 (a) Small, stray capacitances exist between noise source and amplifier that couple an interfering field to the input, (b) Time-varying magnetic fields due to noise sources (mainly power lines) induce a voltage in wires that close around the magnetic field.

the magnetic pickup sufficiently, the wires should be twisted, which further reduces the loop area and causes cancelation of induced voltage in successive twists.

In the above two paragraphs, we considered sources of interfering signals and advanced some procedures to minimize the pickup of such signals on leads that connect a transducer, probe, or any other signal source to the amplifier. If after all these procedures, we still experience a strong noise at the source, a further decrease of such noise may be accomplished by a differential amplifier (see the following example).

### Example 6.5

With an electrocardiogram (EKG) amplifier, skin contacts are used to measure brain activity and heart activity. These high-impedance sources produce faint signals, sometimes in the microvolt range. It is not unusual to find that even after twisting and shielding the input leads, a large 60 Hz voltage in addition to the desired, small signal still exists. Fig. 6.8a shows pickup wires, which at one end are connected by skin contacts (electrodes) to the chest of a patient, and at the other end to an EKG amplifier (an EKG amplifier is just a differential amplifier as shown in Fig. 6.6). Since the leads are of equal length and otherwise symmetric, the noise



**FIG. 6.8** (a) Leads for EGK signal pickup. The ground is usually a contact point at the lower extremities of a patient, such as the right leg. (b) Signals  $v_1$  and  $v_2$  generated by the electrodes make up the difference signal. The common-mode signal is primarily the interfering AC voltage and the interfering DC level.

pickup, which here is shown as a DC level and an AC voltage, is the same for both leads. Each lead also picks up the desired EKG signal, which is shown as riding on the noise signal. The EKG signal has a complicated, almost periodic waveform (it contains frequencies in the range from 0.05 to 100 Hz). For simplicity, let us model the EKG signal by a single spectral component, say, sin 500*t*. The total signals, picked up by leads 1 and 2, could then have the form

$$v_1 = 2 + 3\sin 377t + 0.001\sin 500t \approx v_{\rm cm} + 0.001\sin 500t$$

and

$$v_2 = 2 + 3\sin 377t + 0.002\sin 500t \approx v_{\rm cm} + 0.002\sin 500t$$

and are shown in Fig. 6.8b. The EKG signal, even though much smaller then the 2 V DC level or the 3 V AC signal (which is due to the 60 Hz power lines:  $\omega = 2\pi \times 60$  Hz = 377), is still 1 mV and 2 mV at leads 1 and 2, respectively. For an ideal differential amplifier, the output voltage would simply be

$$v_o = A_{\rm dm}(v_2 - v_1) = A_{\rm dm} \cdot 0.001 \sin 500t$$

where  $A_{dm}$  is the differential-mode gain, given by Eq. (6.19) as  $R_F/R$ . We could try to optimize the difference signal by moving the skin contact electrodes around and possibly find positions where  $v_1$  and  $v_2$  are almost 180° out of phase. Then, the total signal at the differential amplifier would be  $v_2 - v_1 = 0.003 \sin 500t$ , a threefold increase in signal strength.

If the op amp in the differential amplifier circuit of Fig. 6.6 were a 741 and its CMRR had deteriorated to 70 dB, the total output voltage would then be given by Eq. (6.21) as

$$v_o = (v_2 - v_1)A_{\rm dm} + \frac{v_1 + v_2}{2}A_{\rm cm}$$
$$v_o = A_{\rm dm} \left( (v_2 - v_1) + \frac{v_1 + v_2}{2\rm CMBR} \right)$$

This is the result for a practical differential amplifier. It shows that the common-mode voltage, which includes the undesirable interference signal, is reduced by the numerical value of CMRR—which, after converting from the logarithmic scale, is equal to  $CMRR = 10^{70/20}$ =3200. Thus at the input, the 2 V DC level is equivalent to a 2 V/3200 = 0.6 mV and the 3 VAC signal is equivalent to only 3 V/3200 = 0.9 mV, which is smaller than the 1 and 2 mV EKG signals, but not by much. For example, using a 741 op amp with a CMRR of 80 dB would reduce the interference signals by an additional factor of 10, and a new 741 which is rated at 90 dB would reduce it by 100, which for practical purposes leaves only the desirable EKG signal to be amplified. Thus, at least for the data given in this example, an op amp with a 90 dB CMRR compares favorably with an ideal op amp for which CMRR is infinite.

There are situations where the signals are so weak that an amplifier with essentially infinite input impedance is needed. For such cases an improved version of the difference amplifier, called an *instrumentation amplifier*, is used. Basically, such an amplifier preamplifies each of the two signals before they reach the difference amplifier. The preamplifiers are noninverting op amps which are characterized by very high input impedances. As signal loading is avoided and CMRR is improved, instrumentation amplifiers also make superior EKG amplifiers.

# 6.6 Differentiating, integrating, and logarithmic amplifiers

Op amps can be used as accurate integrators and differentiators. Before proceeding, we should note that a capacitor or inductor<sup>10</sup> can perform integration and differentiation. For example, for a capacitor we have that  $v = \frac{1}{C} \int i \, dt$ . The difficulty here is that we have two variables, the current *i* and voltage *v*. What is needed is a one-variable operation: if the input is current *i*, the output should be the integral or derivative of *i*. Nevertheless, by adding one more circuit element to a capacitor or inductor, we obtain a limited integrator or differentiator in the form of a low-pass filter (Figs. 2.6 or 1.25a) or high-pass filter (Fig. 2.7). Thus, if we consider a square wave of period *T* as the input to a low-pass filter, the output will be the integral of the input as long as the time constant *RC* of the filter is much larger than the period *T*. Under these conditions ( $RC \gg T$ ), we have a useful integrator for signals whose variations are much faster than the time constant of the filter. Similarly, the output will be the derivative of the input, if the time constant of a high-pass filter is  $RC \ll T$ . A square-wave input would then result in an output consisting of sharp up and down spikes corresponding to the leading and trailing edges of the square input pulses.

Fig. 6.9a shows an op amp integrator which is an inverting amplifier with the feedback resistor replaced by a capacitor *C*. As for the inverting amplifier,  $v_d \approx 0$ , indicating that point *P* is at ground potential. Since *P* is a virtual ground, the voltage across  $R_1$  is simply  $v_1$  and the voltage across *C* is  $v_o = -\frac{1}{C}\int i_C dt$ . Also, no current flows into the op amp,  $i \approx 0$ , which makes point *P* a current summing point. Therefore,  $i_{R1} = i_C$  or

$$v_o = -\frac{1}{R_1 C} \int v_1 dt \tag{6.22}$$

which states that the output voltage is the integral of the input voltage. Note that for the op amp integrator, there is no restriction on the input signal as there was for the low-pass filter integrator. Only the magnitudes of the output signal of the op amp integrator cannot exceed the power supply voltage for the op amp.




FIG. 6.9 (a) An op amp integrator, (b) An op amp differentiator.

<sup>10</sup>Inductors are avoided in integrated circuits as they are bulky, heavy, and expensive in comparison to capacitors.

#### Example 6.6

In situations where several voltages have to be added and their sum integrated we would ordinarily use a *summing* amplifier followed by an *integrating* amplifier. Show that in such situations both operations can be performed by a single op amp. The circuit that can combine both operations in one is shown in Fig. 6.10. Current *i* is the sum of three currents flowing through resistors  $R_1$ ,  $R_2$ , and  $R_3$ , that is,  $i = i_1 + i_2 + i_3$ . Since point *P* is a summing point, current *i* continues as current through the capacitor, or  $i_c$ . Point *P* is also a virtual ground which gives for the output voltage




FIG. 6.10 A summer-integrator which adds voltages  $v_1$ ,  $v_2$ ,  $v_3$  and integrates the sum.

$$v_{o} = -\frac{1}{C} \int i_{C} dt = -\frac{1}{C} \int i dt = -\frac{1}{C} \int \left( \frac{v_{1}}{R_{1}} + \frac{v_{2}}{R_{2}} + \frac{v_{3}}{R_{3}} \right) dt$$
  
$$= -\frac{1}{R_{1}C} \int \left( v_{1} + v_{2} \frac{R_{1}}{R_{2}} + v_{3} \frac{R_{1}}{R_{3}} \right) dt$$
(6.22a)

which is the desired result. For  $R_1 = R_2 = R_3$  we have a simple addition of the voltages in the integrand. For different resistances we have a weighted addition and the output is the integral of a weighted sum.

A *differentiator* is obtained by interchanging the capacitor with the input resistor, as shown in Fig. 6.9b. Again equating the currents that flow through the resistor and capacitor, we obtain

$$C\frac{dv_1}{dt} = -\frac{v_o}{R}$$

Solving for the output voltage, we obtain the desired result

$$v_o = -RC_1 \frac{dv_1}{dt} \tag{6.23}$$

which states that output voltage is proportional to the derivative of the input voltage. The op amp differentiator is not as stable as the integrator.<sup>11</sup> It is seldom used in practice because it has problems with noise and instabilities at high frequencies. The tendency to oscillate with some signals can be decreased by placing a low-value resistor in series with  $C_1$ , and by using the fastest op amp.

<sup>11</sup>The differentiator (unlike the integrator which smoothes noise) magnifies noise spikes, because of the large slopes that are present in noise voltage systems.




FIG. 6.11 A logarithmic amplifier.

Nonlinear input–output relationships can be produced by placing a nonlinear element in the feedback path of an op amp. A log*arithmic amplifier* gives an output voltage which is proportional to the logarithm of the input voltage. Such an amplifier can handle a wide range of input voltages (a logarithm compresses the scale of a variable) which would normally saturate a linear amplifier. Essential to the operation of the logarithmic amplifier is to have a device in the feedback loop with exponential characteristics. A diode or transistor has such characteristics. Fig. 6.11 shows a grounded-base transistor for which we have, using Eq. (5.11),

$$i_c = \alpha I_o \exp\left(-ev_o/kT\right) \tag{6.24}$$

where  $v_o$  is the emitter-to-base voltage. The collector current can be expressed in terms of the input voltage as  $i_c = v_i/R$ , recalling that *P* is a summing point and virtual ground. Taking the logarithm of Eq. (6.24), we obtain

$$v_o = -\frac{kT}{e} \ln \frac{v_i}{\alpha I_o R} \tag{6.25}$$

which shows that the output voltage is the logarithm of the input voltage.

If we were to place a diode or transistor in the input loop and a resistor *R* in the feedback loop, we would obtain an exponential or antilog amplifier. Now that we have a log and an antilog amplifier we can construct a *multiplier*, that is, a circuit that can multiply two signals. If we sum the output of two logarithmic amplifiers and then pass the output of the combination through an antilog amplifier, the resulting signal will be proportional to the product of the two input signals.

# 6.7 Active RC filters

Filters can be used to remove, emphasize, or deemphasize certain frequencies of a signal. This property can be used to reshape a signal or to block noise which is concentrated in a specific band of frequencies. For example, the passive, low-pass filter of Fig. 2.6 allows passage of DC and low frequencies, but attenuates the high frequencies. It is called passive, because the circuit includes only resistors, inductors, and capacitors. An active (contains sources or active elements in addition to *R*, *L*, and *C*), low-pass filter, on the other hand, can have the same frequency characteristics, but can also provide gain in the pass-band. Of course, we could tag on an amplifier to a passive filter to obtain gain, but it would require more circuit elements.




FIG. 6.12 (a) An op amp low-pass filter, (b) Frequency response of a low-pass filter which has a gain of 100 in the pass-band.

An *active*, *low-pass filter* is shown in Fig. 6.12a. The filter elements are placed directly in the feedback loop of an inverting amplifier. We can express the closed-loop gain as a function of frequency by simply replacing in Eq. (6.3) the resistances by impedances, that is,

$$A_r = -\frac{Z_F}{Z_1} = -\frac{\frac{R_F}{1+j\omega C_F R_F}}{R_1}$$
(6.26)

where  $Z_F$  is the parallel combination of  $R_F$  and  $C_F$  and  $Z_1 = R_1$ . Normally we are interested in plotting the frequency response of the filter, which is obtained by taking the absolute value of Eq. (6.26),

$$|A_r| = \frac{R_F}{R_1} \cdot \frac{1}{\sqrt{1 + (\omega C_F R_F)^2}}$$
(6.27)

where the cutoff, corner, or half-power frequency is  $\omega_o = 1 / R_F C_F$  Note that  $\omega_o$  is the same as that for the previously considered, low-pass filters of Eqs. (2.14) and (5.22). The above expression consists of two terms: one is simply the gain of the inverting amplifier  $R_F/R_1$ , and the other is a low-pass filter function, the same as that for a passive filter as previously considered in Fig. 2.6. The advantages of an active filter are the ease with which the gain and the bandwidth can be varied by controlling  $R_F/R$  and the corner frequency  $\omega_o = 1 / R_F C_F$  The frequency response of such a device for which the DC and low-frequency gain is  $R_F/R = 100$  and for which the low-pass bandwidth is determined by the half-power frequency 1  $/R_F C_F$  is plotted in Fig. 6.12b.

#### Example 6.7

Design a low-pass filter of the type shown in Fig. 6.12a with a closed-loop gain of 100 and a halfpower frequency of 500 Hz. The input impedance of the device is to be 1 k $\Omega$ .

As the negative input terminal of an inverting amplifier is a virtual ground, the input impedance  $Z_i = R_1 = 1 \text{ k}\Omega$ . The low-frequency gain, which is given by  $A_r = R_F/R_1$ , is specified to be 100. Therefore,  $R_F = A_r R_1 = 100 \cdot 1 \text{ k}\Omega = 100 \text{ k}\Omega$ . The remaining circuit element which must be determined is the capacitance. Since the cutoff (half-power, corner) frequency is specified and is given by  $f_o = \omega_o/2\pi = 1/2\pi R_F C_F$  we can solve for




FIG. 6.13 (a) An op amp high-pass filter, (b) Frequency response of a high-pass filter.

 $C_F = 1/2\pi f_o R_F = 1/2\pi \times 500 \times 100 = 3.2 \ \mu\text{F}$ . The gain-frequency plot is given by Fig. 6.12b with angular half-power frequency  $\omega_o = 2\pi f_o = 6.28 \times 500 = 3.14 \text{ krad/s}$ .

An active high-pass filter is shown in Fig. 6.13a. The real gain is given again by Eq. (6.3) as

$$A_r = -\frac{Z_F}{Z_1} = -\frac{R_F}{R_1 + 1/j\omega C_1}$$
(6.28)

the absolute value of which is

$$|A_r| = \frac{R_F/R_1}{\sqrt{1 + (1/\omega R_1 C_1)^2}}$$
(6.29)

This expression is plotted in Fig. 6.13b and shows the typical frequency response of a highpass filter with a half-power frequency  $\omega_o = 1/R_1C_1$  and a high-frequency gain of  $R_F/R_1$ .

Combining the responses of a low-pass and high-pass filter, we can construct a band-pass filter. An *active band-pass filter* is an op amp with a parallel combination of  $R_F$  and  $C_F$  in the feedback loop (same as in Fig. 6.12a) and a series combination of  $R_1$  and  $C_1$  in the input loop (same as in Fig. 6.13a). If we choose the cutoff frequency  $1/R_FC_F$  of the low-pass filter to be larger than the cutoff frequency  $1/R_1C_1$  of the high-pass filter, only a band of frequencies equal to the difference of cutoff frequencies will be passed.


# 6.8 Comparators and analog-to-digital converters

#### 6.8.1 Comparator

An op amp by itself (open loop, no feedback) makes a very effective comparator, because the gain *A* of an op amp is so high ( $\approx 10^5$ ). Since the output voltage  $v_o$  of an op amp cannot exceed the power supply voltage,<sup>12</sup> which, let us say, is  $\pm 10 \text{ V}_{\text{DC}}$ , the output voltage will swing from +10 V to -10 V for an input voltage swing of only +0.1 mV to -0.1 mV. Hence, a change of only a fraction of a millivolt at the input will give a large output voltage.

Fig. 6.14a shows how an op amp is used to compare the magnitude of two signals. Applying a reference signal to the inverting input and an unknown signal to the

<sup>&</sup>lt;sup>12</sup>Typically an op amp needs two power supplies, a positive voltage supply  $V_{BB}$  and a negative voltage supply  $-V_{BB}$ . If the op amp is to be operated from batteries, this can be a disadvantage as two separate batteries are needed as shown in Fig. 6.14a.




**FIG. 6.14** (a) A comparator is an op amp in the open-loop mode with  $v_o = A_{vd} = A(v_7 - V_{ref})$ . Two power supplies are needed, which allows the output voltage  $v_0$  to swing between +  $V_{BB}$  and  $- V_{BB}$ . (b) The unknown input voltage output voltage characteristics for a reference voltage of 5 V.

noninverting input, the output of the op amp is zero only when the two signals are equal. When they are not equal, the output  $v_o$  is either saturated at the supply voltage of +10 V when the unknown signal  $v_i$  is  $v_i > V_{ref}$ , or  $v_o = -10$  V when  $v_i < V_{ref}$ . Fig. 6.14b shows the transfer (input–output voltage) characteristics of an op amp when the reference signal is a 5 V battery and the supply voltage is  $\pm 10$  V. It shows that even a fraction of a millivolt in the unknown signal above or below the 5 V reference signal will give a large indication of +10 V or -10 V in the output.

When the reference voltage is chosen as  $V_{\text{ref}} = 0$  (equivalent to grounding the inverting input), we have a zero-crossing comparator. A very small input voltage (fraction of a millivolt) will swing the output to 10 V and similarly a small negative voltage will swing the output to -10 V. It is interesting to observe that the output of such a device is a square wave for practically any periodic input signal. For example, a sinusoidal input, starting at 0 V and increasing, will immediately saturate the output at 10 V. The output will stay saturated at 10 V until the input sinusoid goes negative, at which time the output saturates at -10 V and stays saturated until the sinusoid goes again positive. This repeats, generating a square-wave output voltage.

#### 6.8.2 A/D converter

There are many ways to convert an analog signal to a finite number of ones and zeros. Basically, the analog signal is sampled at evenly spaced, short-time intervals and the sampled values converted to binary numbers. A simple (nonsampling) *analog-to-digital converter* is shown in Fig. 6.15a which can convert a continuous signal to one of four values, that is, to a 2-bit number. The four resistors, *R*, constitute a voltage divider across the reference voltage  $V_{\text{ref}}$  and thus provide a fixed reference voltage for each comparator in the stack of three comparators. For example, the top comparator has a reference voltage of (3/4)  $V_{\text{ref}}$  applied to the inverting input, the second (1/2)  $V_{\text{ref}}$ , and the bottom one (1/4)  $V_{\text{ref}}$ . If the analog input signal  $v_s < (1/4) V_{\text{ref}}$ , the output of each comparator is 0 V. As  $v_s$  increases, first the bottom comparator saturates to the op amp power supply voltage  $V_{\text{BB}}$ , then the middle one, and finally the top one. Depending on the input signal, we can have four different voltages at  $v_1$ ,  $v_2$ , and  $v_3$ , which are shown in Fig. 6.15b as 0 V



**FIG. 6.15** (a) A stack of three comparators can convert a continuous range of values of  $v_s$  to one of four values. (b) A table showing the coding of the outputs of  $v_1 - v_3$  and a 2-bit number.

and 5 V (computers use 5 V power supplies, i.e.,  $V_{BB} = 5$  V). These four values can be interpreted by a code converter or decoder (not shown in Fig. 6.15a) as 00, 01, 10, and 11. For an 8-bit digital output, we would need a stack of 255 (2<sup>8</sup>–1) comparators.

# 6.9 The analog computer

Now that we have op amp integrators, differentiators, and summers, we can use these to construct an analog computer, which can solve for us the differential equations that describe the mechanical and electrical systems which we are designing for manufacturing and production. For example, a system that all of us are familiar with is the suspension system for an automobile, which in its elementary form is a weight mounted on top of a spring and shock absorber, which in turn are connected to a wheel that moves along a usually not-too-smooth of a road. Fig. 6.16 shows such a model in which a mass m (the car) moves up and down along  $y_m$  and a wheel follows a sinusoidally rippled road




FIG. 6.16 A simple model for the suspension of an automobile. Mass *m* represents the car, *k* represents the springs, and dashpot *D* the shock absorbers.

 $y_r(t) = Y \sin \omega t$  which applies an up and down force to the spring *k* and shock absorber *D*. Summing forces on mass *m* 

$$f_m + f_D + f_k = 0$$

$$m\frac{d^2 y_m}{dt^2} + D\left(\frac{dy_m}{dt} - \frac{dy_r}{dt}\right) + k(y_m - y_r) = 0$$
(6.30)

where the vertical motion of the mass is given by  $f_m = ma = md^2y_m/dt^2$ , the force on the mass transmitted by the shock absorber is modeled by a dashpot  $f_D = Ddy/dt$  (*D* is a velocity damping constant), and the force on the mass transmitted by the spring is  $f_k = ky$ , where *k* is a linear spring constant. Let us move all terms which represent forces exerted by the road on mass *m* to the right side of the equation

$$m\frac{d^2y_m}{dt^2} + D\frac{dy_m}{dt} + ky_m = D\frac{dy_r}{dt} + ky_r$$
(6.31)

By modeling the road by  $y_r(t) = Y \sin \omega t$ , where *Y* is the height of the ripples in the road (road roughness), we can finally express the equation which determines the vertical motion of a car traveling along a rippled road, that is,

$$m\frac{d^2y_m}{dt^2} + D\frac{dy_m}{dt} + ky_m = D\omega Y \cos\omega t + kY \sin\omega t$$
(6.32)

A solution for  $y_m$  could be used to design an optimum suspension system which would give the smoothest ride over a rippled or a washboard road.

Analog computers were widely used to solve differential equations throughout the 1960s until the digital computer largely replaced their use. However, for specialized applications such as suspension design or vibrational analysis, analog computers accurately mimic physical systems, can be easily changed for different parameters, and quickly give answers that are readily displayed on an oscilloscope. In this example, the vertical displacement  $y_m$  in the suspension system will be represented by a voltage in the electrical analog computer.

The first step is to solve for the highest-order derivative of the above differential equation, or

$$\frac{d^2 y_m}{dt^2} = -\frac{D}{m} \frac{dy_m}{dt} - \frac{k}{m} y_m + \frac{D\omega Y}{m} \cos \omega t + \frac{kY}{m} \sin \omega t$$
(6.33)

which is now in appropriate form for solution by double integration. We observe that the sum of the four terms on the right represents  $d^2y_m/dt^2$ . The next step is to arrange an integrating amplifier which is preceded by a summing amplifier with four inputs to add the right-side terms, as shown in Fig. 6.17. In Example 6.6 it was shown that the summing and integrating operation can be combined such that only one op amp is needed (op amp 1 in Fig. 6.17). The output of the first integrator<sup>13</sup> is  $-dy_m/dt$ , which must be multiplied by D/m

<sup>&</sup>lt;sup>13</sup>In order to give the indicated integrator outputs, the RC constants must be chosen as unity according to the integrator Equation (6.22).




FIG. 6.17 Analog computer solution to Eq. (6.30), which describes a suspension system for an automobile.

(op amp 2) before it can be routed to the summer (after multiplication we need to change sign by -1, which op amp 3 does). Another integration by op amp 4 gives us  $y_m$ , which after multiplying by -k/m is routed as the second input to the summer. The remaining two terms in Eq. (6.33) are road condition inputs to the summer as the third input ( $D\omega Y/m \cos \omega t$ ) and the fourth input ( $kY/m \sin \omega t$ ). These are external inputs and can be changed as necessary to simulate a variety of roads. The solution to the problem is  $y_m$ ; it is the desired output which can be directed to a display device such as an oscilloscope. In an analog computer such as this, the various parameters relating to the suspension system can be varied and the new performance of the suspension readily evaluated.

#### Example 6.8

Design an efficient analog computer program for the solution of the familiar mass–spring– damper problem in mechanics as shown in Fig. 6.18a. The vibrating mass  $m_o$  is acted upon by an external, sinusoidal force  $f = F \sin \omega t N$  (newtons). The solution is obtained when the displacement and velocity of mass  $m_o$  are known. Assume  $m_o = 500$  kg, the damping coefficient  $D = 2.5 \cdot 10^4 \text{ N} \cdot \text{s/m}$ , and the spring constant  $k = 10^6 \text{ N/m}$ . Specify all resistor and capacitor values in the op amp circuitry of the analog computer.

The equation describing the motion of the vibrating mass  $m_o$  is the same as that for the automobile suspension given by Eq. (6.31) except for the right side of Eq. (6.31), which is the external driving force and which in this example is given by f. Therefore, summing forces on mass  $m_o$ , we obtain in this case

$$m_o \frac{d^2 y}{dt^2} + D \frac{dy}{dt} + ky = -F \sin \omega t \tag{6.34}$$




FIG. 6.18 (a) Vibrating mass supported by spring k and damper D and acted upon by an external force f. (b) Analog computer simulation of vibrating mass. The external force input is f.

Rearranging in a form suitable for analog simulation, we have

$$\frac{d^2y}{dt^2} = -50\frac{dy}{dt} - 2000y - \frac{F}{m_o}\sin\omega t$$

where  $D/m_o = 50$  and  $k/m_o = 2000$ . Integrating once gives

$$\frac{dy}{dt} = -\int \left(\frac{F}{500}\sin\omega t + 2000y + 50\frac{dy}{dt}\right)dt$$
(6.35)

In order to find the resistance values in the summer-integrator op amp, let us refer to Fig. 6.10 and compare Eqs. (6.35)–(6.22a). If we identify  $R_1C$  with unity ( $R_1 = 10^6 \Omega = 1 M\Omega$ ,  $C = 10^{-6} F = 1 \mu F$ ) and identify  $v_1$  with  $F \sin \omega t/500$ ,  $v_2$  with y, and  $v_3$  with dy/dt, then  $R_1/R_2 = 2000$  and  $R_1/R_3 = 50$ . The values of the remaining resistors are therefore  $R_2 = 500 \Omega$  and  $R_3 = 20 k\Omega$ . A circuit diagram for the analog computer simulation is given in Fig. 6.18b. Note that this is a more efficient implementation than that outlined in Fig. 6.17, where for pedagogical<sup>14</sup> reasons we have shown the summer-integrator with four identical input resistors R. Using the same R's required two additional op amps (op amp 2 to change the scale and op amp 3 to invert). As Eq. (6.22a) shows, we can use the input resistors of a summer-integrator to change the scale of the inputs, which we have done in this example with the result that two op amps were eliminated.

<sup>&</sup>lt;sup>14</sup>It might be even better to first show the summer-integrator as two separate op amps, one for summing and one for integrating, and only then proceed to the combined summer-integrator of Fig. 6.17 and finally to the most efficient implementation shown in Fig. 6.18b.

# 6.10 Summary

An op amp is a high-gain, direct-coupled integrated circuit amplifier of about 20 transistors on a tiny silicon chip. By itself, it is not particularly stable with a gain that varies with frequency, dropping off to a negligible level at about a megahertz. However, applying negative feedback<sup>15</sup> to the op amp, we obtain a moderate-gain amplifier that is very stable and responds to frequencies much higher than a megahertz. Combining that with the characteristics of high input impedance and low output impedance, we almost have an ideal amplifier that is used by itself or as a building block in numerous applications in many diverse fields. In analog design, they have surpassed transistors as the basic building block. The versatility of this amazing chip allows it to be cascaded without loading problems, to be used as an oscillator, to be used as a differential amplifier that amplifies a difference signal but attenuates a common-mode (interfering) signal such as hum, and to be used widely in "operation" applications which we started to explore in this chapter (comparators, D/A converters, integrators, etc.). The op amp fundamentals learned in this chapter should be readily applicable to new situations encountered by designers in many engineering fields. Because designing with them is so simple, even casual users should be able to construct simple amplifiers and filters.

• There are two rules that govern the design of op amp circuits. The first is that the two input terminals of an op amp in any circuit are at the same voltage, and the second is that no current flows into either of the two input terminals. These were elaborated on in Section 6.2, where the application of the two rules to the inverting amplifier showed that point *P*, for practical purposes, is at ground level—a virtual ground—and also that point *P* is a summing point—current flowing into the input resistor continues into the feedback resistor. A thorough understanding of these rules can expedite the design of op amp circuitry.

• There are some physical limitations of op amps, some of which are obvious and others which are more subtle. An obvious one is the limit on the output voltage of an op amp which cannot be larger than the power supply voltage.

The finite bandwidth is another limitation that can be overcome to some extent by applying negative feedback—the more feedback, the larger the bandwidth, but the gain is proportionately reduced. To quantify it, we introduce the *gain-bandwidth product*, which is constant for any given op amp circuit. Hence reducing gain increases bandwidth and vice versa. Initially op amps were limited to a gain-bandwidth product of 1 MHz, which restricted their use to low-frequency applications, primarily audio. At present, since the gain-bandwidth product has been pushed to 500 MHz, op amps are suited for video applications as well.

<sup>&</sup>lt;sup>15</sup>Routing a portion of the output signal back to the input, such that it is 180<sup>°</sup> out of phase with the input signal, is called negative feedback. It results in decreased gain but improved frequency characteristics, and reduces waveform distortion. In positive feedback, a portion of the output signal that is fed back is in phase with the input signal, usually leading to an unstable situation in which the circuit oscillates.

Another limitation of op amps is the presence of a small voltage, called the *input offset voltage*, which due to imbalances in the internal op amp circuitry is always present. Maximum values are quoted in manufacturers' data sheets. For the same reason, a small *input bias current* is present at the inverting and noninverting terminals of an op amp that is connected in a circuit.

A further limitation is the slowed response of an op amp to a quickly changing input. If the input changes too quickly, there will be a delay in the output, given by the *slew rate limit*. Typically, the vertical part in an ideal step input will be reproduced slanted.

A final limitation is the common-mode rejection ratio (CMRR) in differential amplifiers, which are amplifiers that provide a high degree of discrimination against common-mode (interfering) signals while amplifying a differential signal. CMRR is a ratio of differential gain to common-mode gain and was fully explored in this chapter. A popular, general-purpose and cheap op amp is the 741. Its specifications are  $R_i = 2 \text{ M}\Omega$ ,  $R_o = 75 \Omega$ ,  $A = 2 \times 10^5$ , CMRR = 90 dB, and supply voltage =  $\pm 15 \text{ V}$ .

# Problems

- **1.** Explain why a high input resistance and a low output resistance are desirable characteristics of an amplifier.
- **2.** Calculate the gain of the inverting op amp given in Example 6.1 without initially assuming that  $v_d = 0$ . Use the resistance values specified in the example and compare the gain to the value of -100 obtained by using the gain expression  $-R_F/R_1$ . *Ans*: Error = -0.02%.
- **3.** In the inverting amplifier of Fig. 6.1b, find the input impedance if  $R_1 = 10 \text{ k}\Omega$  and  $R_F = 200 \text{ k}\Omega$ . Assume the op amp is ideal.
- **4.** A particular microphone which produces an open-circuit voltage of 50 mV can be modeled by 50 mV source voltage  $(v_s)$  in series with a 10 k $\Omega$  source resistance  $(R_s)$ . If the microphone voltage needs to be amplified to a level of 5 V, design an inverting amplifier to accomplish it.
- **5.** For the microphone case described in Problem 4, design a noninverting amplifier. *Ans*: If  $R_1 = 1 \text{ k}\Omega$ , then  $R_F = 99 \text{ k}\Omega$  in Fig. 6.2a.
- **6.** A mediocre op amp (see Fig. 6.1a) with  $A = 10^4$ ,  $R_i = 100 \text{ k}\Omega$ , and  $R_o = 0.5 \text{ k}\Omega$  is to be used as a unit gain buffer (Fig. 6.2a). By writing the circuit equations for Fig. 6.2a, show that  $v_o \approx v_i$  and show that the input impedance  $Z_i = (1 + A)R_i$ . Give numerical values.
- **7.** Repeat the calculations in Example 6.2 when the input device is a microphone with  $v_s = 10 \text{ mV} \text{ (rms)}$  and source impedance  $R_s = 50 \text{ k}\Omega$ . Draw a conclusion regarding the effectiveness of a buffer.
- **8.** An op amp such as the 741 is used in an inverting amplifier (Fig. 6.1b). If the input impedance to the inverting amplifier is to be 2 k $\Omega$ , design the amplifier for a gain of -50, that is, find  $R_1$  and  $R_F$

Ans:  $R_F = 100 \text{ k}\Omega$ ,  $R_1 = 2 \text{ k}\Omega$ .

- **9.** An inverting amplifier of the type shown in Fig. 6.1b uses a 741 op amp that is powered by a  $\pm 15$  V supply. If the input current  $i_1$  is not to exceed  $\pm 20$  µA, design the circuit for a gain of -100, that is, find  $R_1$  and  $R_F$  Assume that  $v_{o,\max}$  is limited by the  $\pm 15$  V power supply voltage.
- **10.** Two voltages  $v_1$  and  $v_2$  are to be added by a summing amplifier to give an output that is  $v_o = -v_1 5v_2$ . Design a summer of the type shown in Fig. 6.4a. Use  $R_F = 10 \text{ k}\Omega$ . *Ans*:  $R_1 = 10 \text{ k}\Omega$ ,  $R_2 = 2 \text{ k}\Omega$ .
- **11.** Find the gain  $A_r = v_o/v_1$  of the op amp amplifier circuit shown in Fig. 6.19. What operation does it perform?






FIG. 6.19

- **12.** Repeat Problem 10 but change the desired output voltage to  $v_o = -v_1 + v_2$ .
- **13.** A voltage-to-current converter converts a voltage signal to a proportional output current. Show that for the circuit in Fig. 6.20 we have  $i_L = v_s/R_1$ . As the circuit is basically a noninverting amplifier (Fig. 6.2a), the load current is independent of the source impedance  $R_s$  and load impedance  $R_L$ . Hence, the amplifier requires very little current from the signal source due to the very large input resistance of an op amp.
- **14.** A current-to-voltage converter converts an input current to a proportional output voltage. Show that for the circuit in Fig. 6.21 we have  $v_o = -i_s R_F$  Note that due to the virtual ground at the inverting amplifier input, the current in  $R_s$  is zero and it flows through the feedback resistor  $R_F$











FIG. 6.22

- **15.** A reverse-biased photodiode in the circuit of Fig. 6.22 generates 0.4  $\mu$  A of current ( $i_d$ ) per 1  $\mu$ W of light power falling on it. Find the voltage  $v_o$  that a voltmeter would read when the diode is illuminated with radiant power of 50  $\mu$ W.
- **16.** Two differential amplifiers, differing only in their CMRRs, are available. If the inputs are  $v_1 = 1$  mV and  $v_2 = 0.9$  mV, calculate the output voltages for the two amplifiers and show the effect that a higher CMRR has.
  - (a) Differential-mode gain 2000, common-mode gain 100
  - **(b)** Differential-mode gain 2000, common-mode gain  $10^4$


Ans: (a) 219 mV with 9.5% error; (b) 200.2 mV with 0.1% error.

- **17.** A  $1 \mu V$  signal is to be amplified in a differential amplifier for which the CMRR is specified as 100 dB. Find how large the magnitude of an interfering signal can be before its output magnitude is equal to that of the desired signal.
- **18.** Find the magnitude of the common-mode output signal of an op amp for which the CMRR = 80 dB,  $A_d = 10^4$ , and an interfering common-mode signal of 2 V exists. *Ans*:  $v_{o,cm} = 2$  V.
- **19.** In the op amp circuit of Fig. 6.9, if capacitor *C* is replaced by an inductor *L*, what operation would the circuit perform?
- **20.** Show that the output voltage  $v_o$  of a circuit in which *R* and the transistor in Fig. 6.11 are interchanged is that of an exponential or antilog (inverse log) amplifier. *Ans*:  $v_o = \alpha RI_o \exp(-e v_i/kT)$ ; the orientation of the *npn* transistor is such that the input is at the emitter of the transistor.

- **21.** An op amp low-pass filter is to have a cutoff frequency of 100 Hz and a gain of magnitude 50. Determine the remaining parameters if the capacitor is specified as  $C = 1 \mu$  F.
- **22.** An op amp low-pass filter (Fig. 6.12a) has  $R_1 = 2 \text{ k}\Omega$ ,  $R_F = 22 \text{ k}\Omega$ , and  $C_F = 0.1 \mu$  F. Determine the corner frequency and the DC gain. *Ans*: 72.3 Hz, -11.
- **23.** Find the unity-gain bandwidth for the low-pass filter of Problem 22; that is, find the frequency at which the gain has dropped to unity.
- **24.** Design a high-pass op amp filter with a high-frequency gain of -100 and a cutoff frequency of 1 kHz. Resistors with values of 1 k $\Omega$ , 10 k $\Omega$ , and 100 k $\Omega$  are available. Determine the capacitance and resistance values of the filter.
- **25.** A 741 op amp for which  $A = 2 \cdot 10^5$  has a supply voltage of  $\pm 15$  V. If it is used as a comparator (Fig. 6.14a with  $V_{\text{ref}} = 5$  V), determine the change in  $v_2$  which will drive the output voltage from negative saturation (-15 V) to positive saturation. *Ans*: 4.999925 V to 5.000075 V.
- 26. Repeat Problem 25, except for a zero reference voltage.
- **27.** Design a comparator circuit to set off an alarm when the temperature in a boiler reaches 160 °C. You have available a temperature-to-voltage transducer which generates a voltage of 5 V at 160 °C and an alarm which activates at -15 V and is off for larger voltages. Sketch the transfer characteristics.
- **28.** A zero-crossing op amp comparator is powered by two batteries, one with  $V_{BB} = 15$  V and the other with  $V_{BB} = -15$  V, as shown in Fig. 6.14a. Such an arrangement has an output voltage  $v_o$  which is +15 V when  $v_? > 0$  and -15 V when  $v_? < 0$ . If the input voltage is given by  $v_? = 0.01 \sin \omega t$  V, sketch the output voltage.
- **29.** Design an analog computer to determine the current i(t) for t > 0 in the series  $R_L$  circuit shown in Fig. 1.26a. The switch is turned on at t = 0 and connects a battery *V* to *RL*. The resulting current is determined by di/dt = V/L Ri/L.
- **30.** A typical solution for Problem 6–29 involves more than one op amp. It is possible, by combining addition and integration in one op amp (see Fig. 6.10), to design an efficient, single-op-amp solution to Problem 29. Show the circuit.
- 31. Determine the differential equation whose analog is shown in Fig. 6.23.







**32.** Design an analog computer to solve  $\frac{d^2x}{dt^2} + 3x = \cos \omega t$ . *Ans:* 

FIG. 6.24

**33.** Design an analog computer to solve for the current i(t) in the series RLC circuit of Fig. 2.2a. The current is the solution to Eq. (2.3), which can be restated here as

 $\frac{dv(t)}{dt} = R\frac{di(t)}{dt} + L\frac{d^2i(t)}{dt^2} + \frac{i(t)}{C}$ 

# 7

# **Digital electronics**

# 7.1 Introduction

#### 7.1.1 Why digital?

The best answers to "why digital?" are the existence of digital computers and immunity to noise in digital transmission of information. Computers continue to be important as digital processors but computers are also increasingly important as new sources of digital information, such as in publishing, entertainment and social media.

Transmission of information in analog form (AM and FM, for example), which is still widely used, degrades the signal irreversibly. This is easily understood since an analog signal such as speech includes many small variations in amplitude which are easily corrupted by noise. An example of this would be the degradation of your favorite radio station signal when driving away from the station in an automobile. As you continue driving, a time will come when the signal becomes so noisy that a new station must be selected. If, on the other hand, this signal were coded in digital form (PCM, or pulse code modulation), your digital receiver would receive a sequence of 0 and 1 signals. The two levels of the signal are separated by a sufficiently large voltage that the small noise voltages that are received by the antenna and are added to the 0 and 1 signals do not degrade reception—in other words, your receiver is able to identify the 0 and 1's in the presence of noise. You might correctly point out that eventually even the 0 and 1 signals will be corrupted by noise when sufficiently far from the source. A peculiar thing happens with digital equipment at that point—the reception, even though perfect a second ago, will suddenly cease. Digital equipment will suddenly stop working when the digital signal is on the order of the noise signal, whereas analog equipment will continue amplifying the combined noise and signal even though the result is mostly noise. In that sense both transmissions become useless. However, a digital transmission can be perfectly restored to its original form at some distance from the station at which the 0 and 1's are not so contaminated by noise that they cannot be recognized as 0 and l's. Therefore, it should be possible, using repeated restoration, to send a digital signal over long distances without distortion. An analogous situation occurs when copying information in digital form, such as digitally encoded music. It is possible to make repeated copies without loss of fidelity, a feat not possible with analog recordings such as tapes or vinyl records for which the fidelity is reduced in the copy.


Summarizing, digital signals can be transmitted perfectly, copied perfectly, and stored perfectly because only a 0 or 1 decision must be made correctly for digital signals,

as opposed to analog where it is necessary to exactly reproduce a complex waveshape in which the small variations in the signal are easily distorted by the presence of noise. Fig. 7.1 shows the differences between analog and digital signals when noise is added.

#### 7.1.2 Digital signals in an analog world

Even though we live in an analog world in which physical systems are characterized by continuously varying signals, the advantages of digital signals which are immune to noise and can be processed by the digital computer and by digital hardware that typically is small, low cost, and high speed are so great that the trend in laboratories and industry is irreversibly toward complete digitization in instruments and consumer products. For the same reasons telecommunications, including long-distance telephone, HDTV, and cable, throughout the world are moving to a common digital network. Because an analog signal becomes contaminated by noise that cannot be removed, changing the analog signal to a digital one will allow transmission of the original analog signal without degradation by noise.

Digital electronics provides for us the hardware that takes us into the digital world and back. We start with digitization of analog signals which are produced by microphones, cameras, sensors, etc., usually referred to as analog-digital (A/D) converters, which includes sampling of the analog signal at periodic intervals and storage of the sampled data. The digitized data can now be processed, routed, compressed, and multiplexed. Time-division multiplexing, which interleaves the digital signal with 0 and l's from other messages, leads to efficient and economical use of a transmission medium such as cable, wireless, and optical fibers. Digital processing is powerful because it uses the digital




**FIG. 7.1** (a) An analog signal is permanently altered when noise is added. In a digital signal to which noise is added, the separation in voltage between the 0 and I's is sufficiently large that the original 0 and I's are still recognizable. (b) A digital receiver simply makes a decision to recognize the corrupted pulses as the original 0 and 1's.

computer, and it is flexible because a computer can be reprogrammed. None of this is available in analog processing which uses expensive and inflexible equipment that is dedicated to perform only the function for which it was built (cannot be reprogrammed). A digital signal, after the desired processing and transmission, can be converted to analog form. This is accomplished by digital-analog (D/A) converters.

# 7.2 Digital signal representation

We have described a digital signal in terms of 0 and 1's, suggesting voltage pulses of 0 V and 1 V propagate down a cable or in free space as wireless signals. Such an interpretation is not wrong but is very restrictive since any difference in voltage can represent two states, for example, 10 V and 0 V or 3 V and 2 V, as long as the voltage difference is clearly larger than any noise voltage that is present—in other words, the noise should not be able to change the high voltage to a low voltage and vice versa. Fig. 7.2a shows a common range of voltages in a digital computer that are identified with 0 and 1's. Fig. 7.2b shows a simple switching arrangement to generate 0 and 1's: with the switch open the output  $v_o$  is high at 5 V, which is identified with a 1, whereas closing the switch results in a zero. For this illustration, we are using voltages of older computers. Nowadays, power supply voltages are less than 1 V.

In general, we associate a **HIGH** voltage with **1** and a **LOW** voltage with **0**. We can now speak of a *binary signal* which is just like a *binary number* and is used as such when performing binary arithmetic computation. For convenience, we associate binary words with binary numbers. The shortest binary word consists of a single symbol, or  $bit^1$  which can express two words: the word **LOW** or **0** and the word **HIGH** or **1**. If we have two signal lines,



**FIG. 7.2** (a) Two distinct voltage ranges, separated by a forbidden range, can be identified with the two states of digital logic which is operated from a 5 V power supply. (b) Closing and opening the switch will generate a digital signal like that shown at the top of Fig. 7.1b.

<sup>1</sup>One should not assume that only analog signals represent real-life situations. There are many circumstances when a digital signal is appropriate. For example, situations such as whether a switch is on or off, whether a signal such as a radio station carrier is present or absent, park or drive, win or lose, to go or not to go, etc., can be represented by a 1-bit signal, i.e., a 1-bit word. More complex situations can be represented by more complex words: a description of the outcomes of tossing two coins requires a 2-bit word (00, 01, 10, 11).

each transmitting 0 and 1's, we can create a longer word (a 2-bit word) which makes four words possible: 00, 01, 10, and 11. Similarly, eight binary lines can be used to express  $2^8 = 256$  different words; each such word is called a *byte*. In general, the number of binary words that can be created with *k* lines is given by  $2^k$ . Thus, whenever distances between components are short, such as inside a computer, *parallel* transmission is used: an *n*-bit word is transferred on *n* wires (called a *bus*), one wire for each bit. On the other hand, when distances are long, as, for example, in the use of telephone lines to connect modems to servers, *serial* transmission of data is used: successive bits of a word are transferred one after the other over a single wire and are collected and recombined into words at the receiving end. Parallel transmission is faster but it is too expensive to run multiwire lines over long distances.

It is also possible to use digital signals for purposes other than computation. We can use the **0** and **1**'s to represent the **FALSE** (also called **LOW** or **OFF**) and **TRUE** (also called **HIGH** or **ON**) of Boolean logic. The processing of digital signals in computers or in digital hardware is done by logic circuits which are described by the simple but powerful rules of Boolean algebra. The simplest logic circuits are called gates and perform the elementary operations of **AND**, **OR**, and **NOT**. Logic gates can have two or more inputs but only one output. Output signals in logic circuits switch between high and low as the information being represented changes. We will refer to these signals as logic variables and represent them by capital letters.

### 7.2.1 Combinational and sequential logic

In digital electronics digital outputs are generated from digital inputs. If the output of the logic circuit depends only on the present input values, we refer to the system as not having memory. Systems without memory are also known as *combinational logic circuits* because they combine inputs to produce the output. Combinatorial circuits can be constructed with gates alone. If, on the other hand, the output of the logic circuit depends on present as well as past input values, we then refer to such a circuit as having memory, because such circuits remember past input values. Systems with memory are also known as *sequential logic circuits*. Such circuits are more complicated and require some form of memory (flip-flops) and the presence of a clock signal to regulate the response of the circuit to new inputs, ensuring that the necessary operations occur in proper sequence—hence the name sequential logic circuit. We will first consider combinational circuits and then proceed to sequential ones.

# 7.3 Combinational logic

Basic to digital electronics are *switching gates*. They control the flow of information which is in the form of pulses (0 and 1's). If we list all possible combinations of inputs to a gate and the corresponding outputs we obtain what is called a *truth table*. We will now use truth tables to show how memoryless combinational tasks are performed by **AND**, **OR**, and **NOT** gates.

#### 7.3.1 The AND gate

The logic of an **AND** gate can be demonstrated by a battery, two switches (denoted by **A** and **B**) in series, and a light bulb, as shown in Fig. 7.3a. The bulb lights only if both switches are on; for any other state of switches the bulb is off. Using **0** and **1**'s to represent off and on of the switches, we construct a truth table in Fig. 7.3b. The "**A AND B**" operation is denoted by  $\mathbf{A} \cdot \mathbf{B}$  or simply by **AB**.

A simple **AND** gate consisting of a 5 V source and two diodes is shown in Fig. 7.3c (the resistor is only there to limit current). The input signals at *A* or *B* are either 5 V or 0 V signals; we say the input is **HIGH** or **1** when it is at 5 V (with respect to ground) and the input is **LOW** or **0** when it is at 0 V (such a No input can be simply mimicked by shorting the input terminal to ground). Unless both inputs are **HIGH**, one of the diodes will conduct, strapping the output to **LOW** (the **LOW** will not be 0 V but 0.7 V, which is the forward-bias voltage of the conducting diode). Examples of input and output voltages are given in Fig. 7.3d, showing that the output is **HIGH** only when both inputs are **HIGH**. The logic symbol for an **AND** gate is shown in Fig. 7.3e. **AND** gates can have more than two inputs, which all must be **HIGH** for the output to be **HIGH**.<sup>2</sup>

Note: To make understanding of gates easier, we use simple diodes as on-off switches (switches are basic components of logic gates). In practice, however, transistor on-off




FIG. 7.3 (a) A two-switch AND gate. (b) Truth table for an AND gate. (c) A two-input diode AND gate. (d) Typical voltage pulses at the input and output of an AND gate. (e) Logic symbol for an AND gate.

<sup>2</sup>An example of the use of the **AND** operation is when a word processing or a drawing program must find an exact match, like selecting all red in an image. The computer compares the binary digits for each color in an image against the digits that denote red. If the digits match, the result of the **AND** operation is a **1** (or **TRUE**), which means the color matches red and is selected. If there is the slightest mismatch, the result is **0** (or **FALSE**), and the color is not selected, since it is not red.

switches are used in logic gates. CMOS (complimentary metal oxide semiconductor) technology, because of its low power consumption, is the primary transistor technology. The principle of transistor switches is addressed in Section 4.5.11 "Transistors as On-Off Switches".

#### 7.3.2 The OR gate

The logic of an **OR** gate can be demonstrated by a battery, two switches in parallel, and a bulb, as shown in Fig. 7.4a. The bulb lights if either switch is on. Using **0** and **1**'s to represent off and on of the switches, we construct a truth table in Fig. 7.4b. The "A OR **B**" operation is denoted by  $\mathbf{A} + \mathbf{B}$ ; that is, the Boolean symbol for **OR** is +.

A simple **OR** gate is shown in Fig. 7.4c. The input signals at **A** or **B** are either 5 V or 0 V signals. Unless both inputs are **LOW**, one of the diodes will conduct, transferring the 5 V of the input to the output, thereby making it **HIGH**. Examples of input pulses are given in Fig. 7.4d, which show that the output will be **HIGH** if any one input is **HIGH**. The logic symbol for an **OR** gate is given in Fig. 7.4e. Again, more than two inputs are possible, and if any one is **HIGH** the gate will give a **HIGH** output.<sup>3</sup>




FIG. 7.4 (a) A two-switch OR gate. (b) Truth table for an OR gate. (c) A two-input diode OR gate. (d) Typical OR gate voltage pulses. (e) Logic symbol for an OR gate.

<sup>3</sup>Like the **AND** operation, the **OR** operation also combines two or more numbers bit by bit. But it outputs 1 if any bit is 1 (or both are). It outputs 0 only if all bits are 0. The **OR** operation is used, for example, when searching for text. By using **OR** operations, the (word) processor can be told that whether the letters are uppercase or lowercase, the text still matches the search string.

#### 7.3.3 The NOT gate

A **NOT** gate performs an inversion: the output is the complement of the input, denoted by a bar over the symbol for the logic variable. Thus, if **A** is the input, the output is  $\overline{\mathbf{A}}$  (read as "**NOT A**"). If **A** is **0**,  $\overline{\mathbf{A}}$  is **1**, and vice versa. If **A** means the switch is open,  $\overline{\mathbf{A}}$  means the switch is closed.<sup>4</sup> The truth table, response to input pulses, and the symbol for a **NOT** gate, which is a one-input device, are shown in Fig. 7.5a, b, and c.

Digital electronics is at its most powerful with sequential logic circuits, but even combinations of the simple **AND**, **OR**, and **NOT** gates (combinational logic) will already yield useful devices as the next example demonstrates.

#### Example 7.1

A popular switching circuit found in many two-story houses is one that controls a light by two switches located on separate floors. Such a circuit, shown in Fig. 7.6a, implements the logic **F** is **HIGH** when **A AND B OR NOT A AND NOT B** (the light is on when the switches are in positions A and B or in positions  $\overline{A}$  and  $\overline{B}$ ). These switches are known as SPDT (single pole, double throw) switches and are somewhat more complicated than ordinary on-off switches which are SPST (single pole, single throw) switches.




FIG. 7.5 (a) Truth table for a NOT gate. (b) Input-output pulses for a NOT gate. (c) Symbol for a NOT gate (in general, a bubble placed on any terminal of a gate symbol denotes negation).




FIG. 7.6 (a) The circuit for controlling a light by two switches. (b) A logic gate circuit which mimics the two-switch system. (c) The truth table.

<sup>4</sup>An example of the **NOT** operation is what the (word) processor does when you choose a menu item and the normally black-on-white text becomes white-on-black.




FIG. 7.7 (a) A transistor switch. (b) The two points on the load line corresponding to the on-off states of a transistor switch are shown.

Fig. 7.6b shows a logic gate implementation of the function  $\mathbf{F} = \mathbf{AB} + \overline{\mathbf{AB}}$ . Two **AND** gates, one of which is preceded by **NOT** gates, feed into an **OR** gate to give the output **F**. It is basically an equality comparator: the output is **HIGH** when the inputs are equal.

The **NOT** operation is elegantly implemented by the simple transistor switch shown in Fig. 7.7a. For a zero-voltage input (0), the input junction of the transistor is not forward-biased, the transistor does not conduct, and the output floats to 5 V, i.e., to **HIGH** (1). We say the switch is open. If the input receives a 5 V pulse (a **HIGH** or **1**), the transistor becomes forward-biased, conducts, and straps the output voltage to almost zero volts (a **LOW** or **0**). We say the switch is closed.

Let us point out a subtle difference in use of a transistor in digital and in analog electronics. The digital nature of a transistor switch is highlighted by the output characteristics with the load line drawn in Fig. 7.7b. For a pulsating input (like the square wave in Fig. 7.1b), the output voltage flips between two states on the load line. The output voltage is **HIGH** when the transistor is near cutoff, the switch is open, and we label it as a 1. The other state has the transistor in saturation, the output voltage is approximately 0.3 V, and we have a **0**. Hence, in digital electronics a transistor has only two stable points on the load line, whereas in analog electronics, where the input signals are continuous like those in Fig. 7.1a, a transistor operates continuously over the entire load line.

Today, digital logic is primarily CMOS implementation; switches and most everything is based off of NMOS/PMOS pairs. The last paragraph in Section 7.3.1 addresses this subject further.

#### 7.3.4 NAND and NOR gates

The **NOT** function can be combined with an **AND** and an **OR** gate to form **NAND** and **NOR** gates. These are more important than **AND** and **OR** gates because in practice most logic circuits employ these gates. Their symbols are an **AND** and an **OR** gate followed by a bubble. The symbols and truth tables are given in Fig. 7.8.




FIG. 7.8 Symbols and truth tables for NAND and NOR gates.




FIG. 7.9 (a) Connection of two NAND gates to act as an AND gate. (b) Connection of three NAND gates to act as an OR gate (see DeMorgan's theorems (7.4)). (c) Connection of a single NAND gate to act as a NOT gate.

It is important to know that any logic function can be realized with either AND and NOT gates, or with OR and NOT gates. This has implications in the manufacture of integrated circuits which can contain thousands of gates. It is easier to make such chips using only one type of gate and use combinations of this gate to perform logic functions of other gates. As a NAND gate is an AND gate followed by a NOT gate and a NOR gate is an OR gate followed by a NOT gates or NOR gates alone are sufficient to realize any combinatorial logic function. Therefore, either type, a NAND or a NOR gate, can be used as a building block for any digital system.

#### Example 7.2

Show that **NAND** gates alone can realize the **AND**, **OR**, and **NOT** function. The solution is shown in Fig. 7.9.

#### 7.3.5 Boolean algebra

Boolean algebra is a digital algebra for manipulation of logic expressions. It provides rules to simplify complicated expressions and solve for unknowns. For the logic values 0 and 1, the rules are as follows:

Even though these equations appear like ordinary algebra (except for the statement 1 + 1 = 1), they are not. The **AND** operation denoted by  $\cdot$  is not multiplication, and the **OR** operation denoted by + is not addition.

For one logic variable, the rules are.

$$A \cdot 0 = 0 \quad A + 0 = A$$

$$A \cdot 1 = A \quad A + 1 = 1 \quad \overline{A} = A$$

$$A \cdot A = A \quad A + A = A$$

$$A \cdot \overline{A} = 0 \quad A + \overline{A} = 1$$
(7.2)

For more than one variable, the rules are

Distributive rules Absorption rules  

$$\mathbf{A} \cdot (\mathbf{B} + \mathbf{C}) = \mathbf{A} \cdot \mathbf{B} + \mathbf{A} \cdot \mathbf{C}$$
  $\mathbf{A} \cdot (\mathbf{A} + \mathbf{B}) = \mathbf{A}$  (7.3)  
 $\mathbf{A} + (\mathbf{B} + \mathbf{C}) = (\mathbf{A} + \mathbf{B}) \cdot (\mathbf{A} + \mathbf{C})$   $\mathbf{A} \cdot (\mathbf{A} \cdot \mathbf{B}) = \mathbf{A}$ 

The commutative and associative rules are like those of ordinary algebra. Unlike in algebra though, distribution in multiplication is also allowed. Both absorption rules are new and are useful in eliminating redundant terms in lengthy logic expressions.

In addition to the above rules, we have two theorems, known as *DeMorgan's theorems*, which are highly useful in simplifying logic expressions which in turn can lead to simpler electronic circuitry. They are

$$\frac{\overline{\mathbf{A}} \cdot \overline{\mathbf{B}}}{\overline{\mathbf{A}} + \overline{\mathbf{B}}} = \overline{\mathbf{A}} + \frac{\overline{\mathbf{B}}}{\overline{\mathbf{B}}}$$
(7.4)

These theorems are easily remembered by observing that the inverse of any logic function is obtained by inverting all variables and replacing all **AND**'s by **OR**'s and all **OR**'s by **AND**'s in the logic function.

# Example 7.3

One way of proving a Boolean algebra expression is to construct a truth table that lists all possible combinations of the logic variables and show that both sides of the expression give the same results.

Prove DeMorgan's theorems by constructing truth tables for the expressions in (7.4).

The truth table for the first expression in (7.4) is obtained as follows: Entering first all possible combinations for **A** and **B** in the first two columns (equivalent to counting 0 to 3 in binary), we proceed to construct the entries in the remaining columns.

А	B	$\overline{\mathbf{A} \cdot \mathbf{B}}$	$\overline{\mathbf{A}} + \overline{\mathbf{B}}$
0	0	1	1
0	1	1	1
1	0	1	1
1	1		0

We see that the entries in the last two columns are the same, and hence we conclude that (7.4) is correct. In terms of logic gates, this theorem states that a two-input **AND** gate

followed by a **NOT** gate (i.e., a two-input **NAND** gate) is equivalent to a two-input **OR** gate, provided the two inputs first pass through **NOT** gates.

The truth table for the second expression in (7.4) is as follows.

Α	B	$\overline{\mathbf{A} + \mathbf{B}}$	$\overline{\mathbf{A}} \cdot \overline{\mathbf{B}}$
0	0	1	1
0	1	0	0
1	0		0
1	1	0	0

Again the entries in the last two columns are the same, implying the correctness of (7.4). In terms of logic gates, this theorem states that a two-input OR gate followed by a **NOT** gate (i.e., a two-input **NOR** gate) is equivalent to a two-input **AND** gate, provided the two inputs first pass through **NOT** gates.

We have postulated that a logic variable can have only two values: true (T) or false (F), or 1 or 0. As a relation between two or more logic variables can be represented by a logic equation or a truth table, we will now give more examples designed to make the reader quickly familiar with the interrelationship of logic equations, truth tables, and logic circuits. We will show that given a truth table, the corresponding logic function can be constructed and vice versa. We will show that given a logic circuit, the corresponding logic function can be determined and vice versa.

## Example 7.4

Simplify $\mathbf{F} = \mathbf{A}(\mathbf{B} + \mathbf{C}) + \mathbf{A}\overline{\mathbf{B}\mathbf{C}}$  using Boolean rules. Factoring out **A** and simplifying, we obtain

$$\begin{aligned} \mathbf{F} &= \mathbf{A} \big( \mathbf{B} + \mathbf{C} + \overline{\mathbf{B}} \overline{\mathbf{C}} \big) \\ &= \mathbf{A} \big( \mathbf{B} + \mathbf{C} + \overline{\mathbf{B}} + \overline{\mathbf{C}} \big) \\ &= \mathbf{A} \big( \mathbf{B} + \overline{\mathbf{B}} \big) + \big( \mathbf{C} + \overline{\mathbf{C}} \big) \\ &= \mathbf{A} (1+1) = \mathbf{A} \end{aligned}$$

#### Example 7.5

Find the logic function **F** which the given truth table represents.

Α	B	С	F	
0	0	0	1	
0	0	1	1	
0	1	0	0	
0	1	1	1	
1	0	0	0	
1	0	1	1	
1	1	0	1	
1	1	1	1	

Using the six "1" entries in the column for **F**, we can state **F** as.

$$\mathbf{F} = \overline{\mathbf{A}}\overline{\mathbf{B}}\overline{\mathbf{C}} + \overline{\mathbf{A}}\overline{\mathbf{B}}\mathbf{C} + \overline{\mathbf{A}}\overline{\mathbf{B}}\mathbf{C} + \overline{\mathbf{A}}\overline{\mathbf{B}}\mathbf{C} + \overline{\mathbf{A}}\overline{\mathbf{B}}\overline{\mathbf{C}} + \overline{\mathbf{A}}\overline{\mathbf{B}}\overline{\mathbf{C}} + \overline{\mathbf{A}}\overline{\mathbf{B}}\overline{\mathbf{C}}$$

The next step would be to try to simplify this expression. However, because there are only two entries for  $\overline{F}$  (i.e., two "0" entries for  $\overline{F}$ ), it is simpler in this case to write the complement of  $\overline{F}$  as follows:

#### $\overline{F} = \overline{A}B\overline{C} + A\overline{B}\overline{C}$

This expression can be simplified by applying DeMorgan's theorems. Thus, taking the complement of both sides and applying (7.4), we obtain.

#### $\mathbf{F} = \mathbf{A}\mathbf{B} + \overline{\mathbf{A}}\overline{\mathbf{B}} + \mathbf{C}$

#### Example 7.6

Determine a truth table for the logic relation  $\mathbf{F} = (\overline{\mathbf{A}}\mathbf{B} + \mathbf{A}\overline{\mathbf{B}})\mathbf{A}\mathbf{B}$ .

Entering first all possible combinations for **A** and **B** in the first two columns, we proceed to construct entries for the remaining columns.

A	B	$\overline{\mathbf{A}}\mathbf{B} + \mathbf{A}\overline{\mathbf{B}}$	AB	F
0	0	0	0	0
0	1	1	0	0
1	0	1	0	0
1	1	0	1	0

This is an interesting logic function as the **F** column indicates. All entries in that column are zeros, implying that no matter what values **A** and **B** assume, the output is always **LOW**. Hence, in an actual logic circuit, the output denoting **F** would be simply grounded. As an additional exercise, the student should verify this result directly from the logic function **F**. *Hint*: use Boolean rules to reduce the logic function to  $\mathbf{F} = 0$ .

- - - -

# Example 7.7

For the logic circuit shown in Fig. 7.10, determine **F** in terms of **A** and **B**. Simplify the resulting expression so it has the fewest terms. Then check the simplified expression with the original by constructing a truth table.

The output **F** is obtained by first stating the outputs of the gates that feed into the **OR** gate, noting that the bubbles on the gates always denote negation. The output of the **OR** gate is then.

 $\mathbf{F} = \overline{\mathbf{A} \cdot \mathbf{B}} + \overline{\mathbf{A}} \overline{\mathbf{B}} + \overline{\mathbf{A}} \overline{\mathbf{B}} + \overline{\mathbf{B}}$ 




FIG. 7.10 A logic circuit which is equivalent to the simpler NAND gate.

Simplifying, using Boolean rules,

$$\begin{split} \mathbf{F} &= \overline{\mathbf{A}} + \overline{\mathbf{B}} + \overline{\mathbf{A}} \mathbf{B} + \mathbf{A} \overline{\mathbf{B}} + \overline{\mathbf{B}} \\ &= \overline{\mathbf{A}} (\mathbf{1} + \mathbf{B}) + \overline{\mathbf{B}} (\mathbf{1} + \mathbf{A}) \\ &= \overline{\mathbf{A}} + \overline{\mathbf{B}} \\ &= \overline{\mathbf{A}} \cdot \overline{\mathbf{B}} \end{split}$$

Next we construct a truth table.

Α	В	AB	ĀB	AB	B	F	AB
0	0	1	0	0			
0	1	1	1	0	0	1	1
1	0	1	0	1	1	1	1
1	1	0	0	0	0	0	0

The entries in the last two columns check and we conclude that the simplification of **F** is correct.

#### Example 7.8

Design a logic circuit that will implement the function  $\mathbf{F} = \mathbf{A}\mathbf{B}\mathbf{C} + \mathbf{A}\mathbf{B}\mathbf{C} + \mathbf{A}\mathbf{F}\mathbf{R}$ .

First let us see if we can simplify **F** After applying DeMorgan's theorems to the last term of **F** we can factor out  $\overline{\mathbf{B}}$  and obtain  $\mathbf{F} = \overline{\mathbf{B}} + \mathbf{ABC} + \overline{\mathbf{A}}$ . The circuit which implements this function must include a triple-input **OR** gate, a triple-input **AND** gate, and two **NOT** gates. The schematic is shown in Fig. 7.11.




FIG. 7.11 A logic circuit for F.

# 7.4 Combinational logic circuits

#### 7.4.1 Adder circuits

An important, practical example of combinational logic, that is, logic that does not have memory, is adder logic. The addition of binary numbers is basic to numerical computation. Multiplication and division can be accomplished by repeated addition and subtraction, but in more sophisticated and high-speed computers these are done by special hardware. Of course, the power of computers is that these rather mundane operations can be performed at lightning speeds. Binary addition is performed by logic gates and is similar to conventional addition with decimal numbers.<sup>5</sup> It is a two-step process in which the digits in each column are added first and any carry digits are added to the column immediately to the left (the column representing the next higher power of two).

#### 7.4.2 The half-adder

Fig. 7.12a shows the addition of two binary numbers, resulting in the sum 10,101. The addition is straightforward, except for the column in which  $\mathbf{A} = \mathbf{1}$  and  $\mathbf{B} = \mathbf{1}$ , which produces a sum of **0** and a carry of **1** in the column to the left. A circuit that can produce a sum and a carry has the truth table shown in Fig. 7.12b and is called a *half-adder* (in comparison, a full




FIG. 7.12 (a) The addition of two binary numbers (decimal equivalents are also shown). (b) Truth table for binary addition, (c) A half-adder logic circuit.

<sup>5</sup>In principle, there is no difference between the binary and the decimal number systems. The decimal system is based on the number of fingers we possess-not surprisingly, it is not suited for digital devices such as computers. The binary system, on the other hand, is a natural for digital devices, which are based on switching transistors which have two states, off and on, which can be used to represent two numbers, 0 and 1. Similar to the decimal system which has 10 numbers, 0 to 9, the binary system has two, 0 and 1. The binary number 11011, for example, is a shorthand notation for the increasing powers of two. That is,

$$11011 = (1 \cdot 2^4) + (1 \cdot 2^3) + (0 \cdot 2^2) + (1 \cdot 2^1) + (1 \cdot 2^0)$$
  
= 16 + 8 + 0 + 2 + 1  
= 27

The binary number 11011 represents the same quantity as the decimal number  $27 = 2 \cdot 10^1 + 7 \cdot 10^0 = 20 + 7$ . However, the binary number can be operated on by a digital device such as a computer. Binary numbers in a computer are typically represented by voltage levels. adder can also handle an input carry). The truth table shows that the sum **S** of two bits is **1** if **A** is **0** AND **B** is **1**, **OR** if **A** is **1** AND **B** is **0**, which can be stated in logic as.

$$\mathbf{S} = \overline{\mathbf{A}}\mathbf{B} + \mathbf{A}\overline{\mathbf{B}} \tag{7.7}$$

The carry **C** is just simple **AND** logic.

$$\mathbf{C} = \mathbf{A}\mathbf{B} \tag{7.8}$$

Several realizations of half-adder logic are possible. The simplest is obtained by a straightforward application of the above two logic statements and is shown as Fig. 7.12c. We can obtain a circuit with less logic gates though by applying DeMorgan's theorems to (7.7). Using that  $\overline{\overline{S}} = S$  (see (7.2)), we obtain.

$$\overline{\mathbf{A}}\mathbf{B} + \mathbf{A}\overline{\mathbf{B}} = \overline{(\mathbf{A} + \overline{\mathbf{B}})(\overline{\mathbf{A}} + \mathbf{B})}$$

$$= \overline{\mathbf{A}}\mathbf{B} + \overline{\mathbf{A}}\overline{\mathbf{B}}$$

$$= (\mathbf{A} + \mathbf{B})(\overline{\mathbf{A}} + \overline{\mathbf{B}})$$

$$= (\mathbf{A} + \mathbf{B})\overline{\mathbf{A}}\overline{\mathbf{B}}$$

$$= \mathbf{A} \oplus \mathbf{B}$$
(7.9)

where we have used that  $A\overline{A} = 0$  and the symbol  $\oplus$ , referred to as *exclusive or*, is used to denote the sum operation of (7.9).

Two implementations of a half-adder using (7.9) are shown in Fig. 7.13. The *exclusive or* operation of (7.7) or (7.9) has applications other than in a half-adder, because the  $\oplus$  operation is an inequality comparator: it gives an output of 1 only if A and B are not equal ( $\mathbf{0} \oplus \mathbf{0} = \mathbf{0}, \mathbf{1} \oplus \mathbf{0} = \mathbf{1}, \mathbf{0} \oplus \mathbf{1} = \mathbf{1}, \mathbf{1} \oplus \mathbf{1} = \mathbf{0}$ ). Fig. 7.13c shows the logic gate symbol for *exclusive or*.

#### 7.4.3 The full adder

For general addition an adder is needed that can also handle the carry input. Such an adder is called a full adder and consists of two half-adders and an **OR** gate in the arrangement shown in Fig. 7.14a. If, for example, two binary numbers  $\mathbf{A} = 111$  and  $\mathbf{B} = 111$  are to be added, we would need three adder circuits in parallel, as shown in Fig. 7.14b, to add the 3-bit numbers. As a carry input is not needed in the least significant column ( $A_o$ ,  $B_o$ ),





FIG. 7.13 (a, b) Two different logic circuits of a half-adder. (c) The symbol for the exclusive or gate.



**FIG. 7.14** (a) The circuit of a full adder designed to handle an input carry  $C_i$ . (b) An adder which can add two 3-bit numbers A and B. The sum is given as  $C_2S_2S_1S_0$ .

a half-adder is sufficient for this position. All other positions require a full adder. The top row in Fig. 7.14b shows the resultant sum 1110 of the addition of the two numbers **A** and **B**. Note that for the numbers chosen the addition of each column produces a carry of 1. The input to the half-adder is digits from the first column,  $A_o = 1$  and  $B_o = 1$ ; the input to the adjacent full adder is a carry  $C_o = 1$  from the half-adder and digits  $A_1 = 1$  and  $B_1 = 1$  from the second column, which gives  $C_1 = 1$  and  $S_1$  as the output of the first full adder. Ultimately the sum  $C_2S_2S_1S_o = 1110$  is produced.

For the addition of large numbers such as two 32-bit numbers, 32 adders are needed; if each adder requires some 7 logic gates, about 224 logic gates are required to add 32-bit numbers. Clearly such a complexity would be unwieldy were it not for integrated circuits, which are quite capable of implementing complex circuitry in small-scale form.

#### 7.4.4 Encoders and decoders

Other examples of combinational (memoryless) logic are *decoders* (devices that select one or more output channels according to a combination of input signals), *encoders* (convert data into a form suitable for digital equipment), and *translators* (change data from one form of representation to another).

Representing numbers in binary form is natural when the processing is to be done by computers. People, on the other hand, prefer to use decimal numbers. An encoder could be designed to register a binary number whenever a decimal number is entered on a computer keyboard. For example, the decimal number 105 would register as the binary 1,101,001. We could also use *binary-coded decimals* (BCD) as an intervening step between binary machine code and the decimal input. When BCD is used, the bits are arranged in

groups of four bits with each group representing one of the decimal digits 0 to 9. For example, when a computer operator enters the decimal number 105 he first strikes the "1" key. The keyboard sends the ASCII (American Standard Code for Information Interchange) code for this key (the 8-bit number 0011 0001, or decimal 49) to the computer, which recognizes it and transforms it to 0001, the 4-bit binary number 1. Similarly, when the operator presses the key "0", the ASCII code (00110000) is sent to the computer, which transforms it to the 4-bit binary number 0000. Finally, when the "5" key is pressed, the ASCII code (00110101) is sent to the computer, which transforms it into 0101. When the entry sequence is finished, the computer has the binary-coded decimal 0001,0000,0101 for decimal 105. As is readily seen, such a representation is not as efficient as the binary representation 1,101,001, but it allows entry of the number in three steps, and as will be shown in the next section, BCD representation is particularly suited for digital displays.

#### Example 7.9

Design a two-line to four-line decoder that will translate a 2-bit address and specify 1 of  $2^2$  bits.

Such a device will have two incoming lines which can be set four different ways (00,01,10,11)-we call this an *address*. The output of this device has four lines. The objective is to pick one line corresponding to one of the input combinations. This is done by taking the chosen line HIGH while all other lines are LOW. The truth table for the 2-to-4 decoder is shown in Fig. 7.15a.

A circuit that will implement this truth table requires four **AND** gates and two **NOT** gates connected as shown in Fig. 7.15b. In this example, the address or input word 10 yields a 1 at  $O_2$  ( $\overline{AB}$ ) and specifies that output word  $O_2$  be read or, depending on the application, the line corresponding to output word  $O_2$  be selected or connected to some other device. Such a decoder is also known as a 1-of-4 decoder for obvious reasons.




FIG. 7.15 (a) Truth table for a 2-to-4 decoder. For illustration, the address 10 is chosen, which in (b) selects the third line from the bottom by sending  $O_2$  HIGH, (b) A logic circuit of the decoder.

If the input address consists of 3 bits, we can have a l-of-8 decoder, as 3 bits can specify eight numbers. Such a 3-to-8 decoder will be used in the next section to activate the segments of a digital display. Similarly, a 4-bit address line can be used in a l-of-16 decoder, a 5-bit address line in a 5-to-32 decoder, and so forth.

We have seen that decoders can convert binary numbers to BCD and BCD to binary, and can perform other arithmetic operations on numbers such as comparing numbers, making decisions and selecting lines.

#### Example 7.10

Another practical use of combinational gates is *triple redundancy sensing*. For example, three temperature sensors *A*, *B*, and *C* are mounted on a jet engine at critical locations. An emergency situation is defined if the engine overheats at least at two locations, at which time action by the pilot is called for. The truth table in Fig. 7.16b represents this situation: **F** is **HIGH** when the majority of inputs are **HIGH**.

Design a logic circuit that will give a HIGH output  $\left(F=1\right)$  when at least two sensors are HIGH, that is,

#### $F = AB\overline{C} + A\overline{B}C + \overline{A}BC + ABC$

This expression is obtained by entering the product term for each row of the truth table in which **F** is equal to **1**. Such a circuit is also known as a vote taker or majority circuit, because the output is 1 (**HIGH**, **TRUE**, or **YES**) when the majority of inputs are **1**. A straightforward implementation of the above expression would be four triple-input **AND** gates feeding into a quadruple-input **OR** gate whose output would then be **E** 

A simpler circuit results if the rules of Boolean algebra are applied to the above expression. Using that  $A + \overline{A} = 1$ ,

$$\mathbf{F} = \mathbf{A}\mathbf{B}\overline{\mathbf{C}} + \mathbf{A}\overline{\mathbf{B}}\mathbf{C} + \mathbf{B}\mathbf{C}$$

and after applying distribution rules, we finally obtain.

$$\mathbf{F} = \mathbf{A}(\mathbf{B} + \mathbf{C}) + \mathbf{BC}$$

This is a simpler expression which results in a simpler circuit. A triple redundancy sensor consisting of two **AND** gates and two **OR** gates is shown in Fig. 7.16c.




FIG. 7.16 (a) A jet engine with three temperature sensors. (b) Truth table for triple redundancy sensing. (c) A logic circuit implementation.

#### 7.4.5 Seven-segment display

Calculator and digital watch displays typically consist of light-emitting diodes (LEDs) or liquid-crystal displays (LCDs) with seven segments, as shown in Fig. 7.17a. Numerals 0 to 9 are displayed by activating appropriate segments a–g. Fig. 7.17b shows the digits 0–9 and the corresponding segments that need to be activated. Noting that 8 combinations (2<sup>3</sup>) are possible with a 3-bit word and 16 combinations (2<sup>4</sup>) with a 4-bit word, we must choose a 4-bit word even though we need only ten combinations to represent the digits 0 to 9. Thus, 0 will be represented by 0000, 1 by 0001, 2 by 0010, 3 by 0011, 4 by 0100, and so forth, while 10 (1010) to 15 (1111) will not be used. Representing decimal numbers this way makes use of binary-coded decimals.

What is now needed is a decoder having four inputs and seven outputs that will translate the 4-bit BCD words into 7-bit words. Each 7-bit word will activate one combination of the a–g segments, thus lighting up one of the 10 decimal digits. For example, the digit 4 needs to have segments a,d,e **LOW** (0) and segments b,c,f,g **HIGH** (1). Fig. 7.18a illustrates how a single-digit display<sup>6</sup> is driven by a four-line to seven-line decoder to display the digit 4.

A truth table specifying the lit segments for each numeral is given in Fig. 7.18b. Hence, the function of the decoder is to accept the four input signals corresponding to a **BCD** word and provide the proper output signal at each of its seven output terminals.

### 7.5 Sequential logic circuits

The potential to do all sorts of exciting things greatly increases when we add "memory" to logic gates. Whereas the output of combinational logic circuits at a given instant of time depends only on the input values at that instant, sequential circuits have outputs that also depend on past as well as present values. Flip-flops are the principal memory circuits that will store past values and make them available when called for.


The sequential circuit environment is more complicated as present and past inputs have to be made available in an orderly fashion. Operation of sequential circuits is




FIG. 7.17 (a) A seven-segment decimal display. A segment, if taken HIGH (logic 1, which in a typical circuit means 5 V), will become visible. (b) Taking the appropriate segments HIGH will display the digits 0 through 9.

<sup>6</sup>It is assumed that a segment, if taken **HIGH**, will be activated. For example, a **1** to segment b will make it visible, whereas a **0** would make it dark (common-cathode display). LED displays can also be connected so that a luminous segment is state **0** and a dark segment is state **1** (common-anode display).

#### 282 Electronics and communications for scientists and engineers







**FIG. 7.19** (a) A RS (reset-set) flip-flop, a basic memory unit, formed by cross-connecting two **NOR** gates. (b) Truth table for the flip-flop.  $Q_n$  is the present state of the output;  $Q_{n-1}$  is the previous state. (c) Symbol for the flip-flop.

therefore regulated by a clock signal which permeates the entire circuit and consists of periodic pulses of the type shown in the top Fig. 7.1b (a clock signal is basically a square wave). For example, when the clock signal is **HIGH** (logic 1), a new data can be stored in the Flip-flop element, and when it is **LOW** (logic **0**), the content of the Flip-flop cannot be updated. A clock signal guarantees that operations occur in proper sequence.<sup>7</sup>

#### 7.5.1 Flip-flop: A memory device

The simplest flip-flop, also reffered to as a latch, is constructed with two **NOR** gates, as in Fig. 7.19a. Recall that if either input to a **NOR** gate is **1** the output is **0** (see Fig. 7.8).

Combining two **NOR** gates as shown results in the flip-flop having two outputs, **Q** and  $\overline{\mathbf{Q}}$ , which are complements of each other. The cross-coupling of the outputs gives the combination two stable states ( $\mathbf{Q}\overline{\mathbf{Q}} = \mathbf{10}$  or  $\mathbf{01}$ ), and it must remain in one of the states until instructed to change. Assume, for the time being, that the outputs are  $\mathbf{Q} = \mathbf{0}$  and

<sup>&</sup>lt;sup>7</sup>This is also why such circuits are referred to as *sequential logic circuits*. For example, in a 100 MHz computer, most logic operations are synchronized by a clock signal that changes twice in each cycle, that is, two hundred million times per second (once for a LOW-to-HIGH transition and once for a HIGH-to-LOW transition).

 $\overline{\mathbf{Q}} = \mathbf{1}$ . Now suppose that the **S** input (which stands for **SET**) is set to **1** and the **R** input (for **RESET**) is set to **0**. Let us check if input  $\mathbf{SR} = \mathbf{10}$  is consistent with the assumed output  $\mathbf{Q}\overline{\mathbf{Q}} = \mathbf{01}$ . From the circuit of the flip-flop, we see that the output should be  $\mathbf{Q} = \mathbf{R} + \overline{\mathbf{Q}} = \overline{\mathbf{0} + \mathbf{1}} = \mathbf{0}$ , which checks with the above assumption. The other output is  $\overline{\mathbf{Q}} = \overline{\mathbf{S} + \mathbf{Q}} = \overline{\mathbf{1} + \mathbf{0}} = \mathbf{0}$ , which does not check with the above assumption and is contradictory as **Q** and  $\overline{\mathbf{Q}}$  cannot both be **0**; hence the system becomes unstable and the flip-flop must flip, so the output becomes  $\mathbf{Q}\overline{\mathbf{Q}} = \mathbf{10}$ , which is now consistent with the **SR** input (that is,  $\mathbf{Q} = \mathbf{R} + \overline{\mathbf{Q}} = \overline{\mathbf{0} + \mathbf{0}} = \mathbf{1}$  and  $\overline{\mathbf{Q}} = \mathbf{S} + \overline{\mathbf{Q}} = \overline{\mathbf{1} + \mathbf{1}} = \mathbf{0}$ ). We conclude that  $\mathbf{S} = \mathbf{1}$  sets the output to  $\mathbf{Q} = \mathbf{1}$ , which is now a stable state. Similar reasoning would show that changing **RESET** to  $\mathbf{R} = \mathbf{1}$  resets the output to  $\mathbf{Q} = \mathbf{0}$ .


If we started with one of the two input combinations (SR = 10 or 01) and then changed to SR = 00, we would find that the output remains unchanged.<sup>8</sup> We conclude that we have a memory device as the flip-flop remembers which of the inputs (R or S) was 1. This is illustrated in Fig. 7.19b, which shows the truth table for the RS flip-flop. The logic or circuit symbol for the RS flip-flop is shown in Fig. 7.19c.

The combination  $\mathbf{SR} = \mathbf{11}$ , on the other hand must be avoided as it creates an unacceptable state, an ambiguity with  $\mathbf{Q}$  and  $\overline{\mathbf{Q}}$  both equal to  $\mathbf{0}$  (practical circuits are designed to avoid such a possibility. Furthermore, a change from this state to  $\mathbf{SR} = \mathbf{00}$  could give either  $\mathbf{0}$  or  $\mathbf{1}$  for an output, depending on which gate has the faster response, therefore making the output unpredictable).

#### 7.5.2 Clocked Flip-flops

In the previous flip-flop, a S = I sets the output Q to I and a I to R resets the output to 0. As there is no limitation as to when the inputs must occur, we can state that the flip-flop responds to asynchronous inputs. In circuits in which there are many flip-flops, it might be necessary to activate all flip-flops at the same time. This can be accomplished with a clock signal, which is a square-wave voltage used to synchronize digital circuits. In addition to the clock signal **C**, we need to add two **AND** gates at the inputs to the flip-flop, as shown in Fig. 7.20a. The flip-flop is now enabled only when the clock signal C is HIGH; that is, data can be read into the flip-flop only when the clock signal is **HIGH**. When the clock signal is LOW, the outputs of the AND gates are also LOW, irrespective of the signal at R and S, effectively disabling the inputs to the flip-flop. The flip-flop is then in the HOLD or STORE mode. Once again, when the clock signal goes HIGH, the output of the AND gates is immediately equal to the signal on R and S and the flip-flop is either SET, RESET, or remains unchanged ( $\mathbf{RS} = \mathbf{01}$ ,  $\mathbf{10}$ , or  $\mathbf{00}$ ). **R** and **S** inputs that are recognized or enabled only when a clock signal is **HIGH** are called *synchronous inputs*. Fig. 7.20b shows an example of the response of the clocked flip-flop to some waveforms. Fig. 7.20c shows the truth table, and Fig. 7.20d the symbol for a clocked flip-flop.

<sup>&</sup>lt;sup>8</sup>Assuming that S = I sets the output to Q = I (SR = I0 and  $Q\overline{Q} = I0$ , we see that changing S to 0 will leave the output unaffected, that is,  $Q = \overline{R} + \overline{Q} = \overline{0+0} = I$  and  $\overline{Q} = \overline{S+Q} = \overline{0+1} = 0$ .



**FIG. 7.20** (a) A RS flip-flop that is enabled by the clock signal. (b) A sample of timing waveforms. (c) The truth table. If  $Q_n$  is the *n*th state of the output,  $Q_n = Q_{n-1}$  means that the previous state is preserved. (d) Symbol for RS flip-flop with enable.




FIG. 7.21 (a) A flip-flop with CLEAR and PRESET capability. (b) Timing waveforms, showing that CLR and PR override RS inputs and the clock signal. (c) Symbol for the flip-flop.

#### 7.5.3 Clocked RS Flip-flop with clear and preset

Adding an extra input to each **NOR** gate of the clocked **RS** flip-flop shown in Fig. 7.20a allows us to preset **Q** to **1** or clear **Q** to **0** independent of the clock signal or any other inputs. Most practical flip-flops have this feature. The connections of such a flip-flop are shown in Fig. 7.21a. Recall that a **1** to any input of a multiple-input **NOR** gate results in a **0** output. Thus a **1** to CLR (**CLEAR**) gives a **0** at **Q**, and a **1** to PR (**PRESET**) gives a **1** at the output **Q**. The PR and CLR inputs are called *asynchronous* because their effects are not synchronized by the clock signal, in contrast to inputs to **R** and **S**, which are *synchronous*. Fig. 7.21b shows some timing waveforms and Fig. 7.21c the symbol for such a flip-flop.

#### 7.5.4 Edge-triggered Flip-flops

In the flip-flops considered thus far, the input signals were enabled or disabled by the clock signal. We showed that during the entire time interval that the clock signal was **HIGH** (in Fig. 7.20b, for example), the RS inputs were transferred to the flip-flop, and conversely when the clock was **LOW**, the inputs were effectively removed from the flip-flop. *Edge-triggered flip-flops*, on the other hand, are enabled or respond to their inputs only at a transition of the clock signal. The output can therefore change only at a downward transition (trailing-edge triggered) or at the upward transition (leading-edge triggered) of the clock signal. During the time that the clock signal is steady, either HIGH or LOW, the inputs are disabled.

#### 7.5.5 D Flip-flop

A common type of memory element is the *D flip-flop*, short for *delay* flip-flop. It is an arrangement of two flip-flops in series, commonly referred to as a master-slave combination. In practice flip-flops are invariably used in some form of master-slave arrangement and are available as inexpensively packaged integrated circuits (ICs) for discrete implementations and as standard cells for Application Specific Integrated Circuit (ASIC) design. Fig. 7.22a shows the arrangement for the D type. A **NOT** gate is connected between the **RS** inputs of the first flip-flop which eliminates the unacceptable input **RS** = 11.




FIG. 7.22 (a) The diagram for the D flip-flop. It is used whenever we need to maintain the present state at Q while we read in a new state at D. (b) Symbol for a D flip-flop. (c) Sample timing waveforms: clock signal C, input signal D, and output signal Q.

Furthermore, a **NOT** gate is also connected between the incoming clock signal and the clock input (also known as the enable input) of the master flip-flop. Hence, the master is enabled when the clock signal goes **LOW**, but the following slave is enabled when the clock signal goes **HIGH**. The effect is that  $\mathbf{Q}_m$  follows the input  $\mathbf{D}$  whenever the clock is **LOW**, but any change in the output  $\mathbf{Q}$  is delayed until the slave becomes enabled, which is at the next upward transition of the clock signal. Fig. 7.22b shows the symbol for a D flip-flop. The wedge stands for "*positive-edge-triggered*" flip-flop, which means that  $\mathbf{D}$  is transferred to  $\mathbf{Q}$  on the leading edge of the clock signal. Fig. 7.22c shows some timing waveforms, and how the signal at  $\mathbf{D}$  is first transferred to  $\mathbf{Q}_m$  and then to  $\mathbf{Q}$ . It also shows that two sudden but random inputs do not effect the output.

#### 7.5.6 JK Flip-flop

For current ASICs, the D flip-flop is very popular. However, the *JK flip-flop* is also common in sequential circuits. In comparison to the D type, it has two data inputs, and unlike the D type it is triggered on the trailing edge of the clock signal (negative-edge triggering is depicted in Fig. 7.23a by the small circle or bubble at the clock input of the JK flip-flop symbol). Similar to the D flip-flop, the present state at **Q** is maintained while a new state at **J** is read in which is then transferred to the output **Q** after the clock pulse.

We will forego showing the internal connections of the JK master-slave and go directly to the truth table which is shown in Fig. 7.23b. The first entry in the table is for the case when J and K are both LOW. For this case, the output does not change, that is, the previous state  $Q_{n-1}$  is equal to the present state  $Q_n$ . The next two entries are when J and K are complements. In this situation, Q will take on the value of the J input at the next downward clock edge. The final entry shows the most interesting aspect of a JK flop-flop: if J and K are both held HIGH, the flip-flop will toggle, that is, the output Q will reverse its state after each clock pulse (recall that previously a 11 input was a disallowed state). For example, we can connect the J and K inputs together<sup>9</sup> and hold the input HIGH while




FIG. 7.23 (a) Device symbol of a JK flip-flop. The angle or wedge denotes "edge-triggered" and the bubble denotes "negative edge." (b) Truth table showing that 00 input corresponds to memory and 11 to toggle.

<sup>9</sup>A JK flip-flop that has its inputs tied together and therefore has only one input, called the T input, is known as a T flip-flop. If **T** is held high, it becomes a divide-by-two device as the output **Q** is simply the clock signal but of half-frequency. Similarly, if the clock input responds to a sequence of events, the **T** flip-flop divides by two. If **T** is held **LOW**, output **Q** is stored at whatever value it had when the clock went **LOW**. Summarizing, the JK flip-flop is a very useful device: it can toggle or hold its last state. It can mimic **D** and T flip-flops.

applying a clock signal to the clock terminal. The output  $\mathbf{Q}$  will then toggle after each clock cycle, which gives us an output that looks like a clock signal but of half-frequency. The following example demonstrates this.

#### Example 7.11

A 10 kHz square-wave signal is applied to the clock input of the first flip-flop of a triple JK flip-flop connected as shown in Fig. 7.24a. Show the outputs of all three flip-flops.

Since the JK inputs of the flip-flops are connected together and held **HIGH** at the power supply voltage of 5 V, the output of each flip-flop will toggle whenever the clock input goes **LOW**. Therefore at  $Q_1$  we have a 5 kHz square wave, a 2.5 kHz square wave at  $Q_2$ , and a 1.25 kHz square wave at  $Q_3$  as shown in Fig. 7.24b.

In conclusion, we can compare the two flip-flops by saying: The D flip-flop captures the data on the D-input at the rising edge of the clock signal and propagates it to the Q and<sup>-</sup>Q outputs. The JK flip-flop is more flexible. At the clock edge it can SET, CLEAR, HOLD, or TOGGLE. Since it has 2 inputs labeled J and K it can do four things instead of two for the D flip-flop (SET and CLEAR).

#### 7.5.7 Shift registers

We have shown that a flip-flop can store or remember 1 bit of information (one digit of a binary number). Many flip-flops connected together can store many bits of data.




FIG. 7.24 (a) Three JK flip-flops connected in series as shown will produce (b) half-frequency square waves at their respective outputs. Hence,  $Q_1$  is a divide-by-two output,  $Q_2$  a divide-by-four output, and  $Q_3$  a divide-by-eight output.

For example, an array of 16 flip-flops connected in a chain is called a 16-bit shift register and can store and transfer a 16-digit binary number on command of a clock pulse.

A shift register is a fundamental unit in all computers and digital equipment. It is used as a temporary memory, typically by the CPU (*central processing unit*), while processing data. It is also used to convert data from one form to another. Data can be loaded into a computer serially or in parallel. Serial loading is naturally slower since a 32-bit word, for example, has to be loaded in 1 bit at a time, which normally would take 32 clock cycles. The advantage of serial loading is that only a single-wire line is required, which is an advantage when transmission distances are long. Serially loaded messages are used in modems which connect a remote computer over telephone lines to a server, in faxing, etc. Parallel loading, on the other hand, is faster since, for example, all 32 bits of a 32-bit word are loaded in at the same time, which normally would take 1 clock cycle. The disadvantage is that it requires a bus of 32 wires, clearly prohibitive for long-distance transmission but exclusively used inside computers where flat, multiwire strip busses are common, for example, between the hard drive/disk and CPU. Next, we will show how a shift register converts a serial stream of bits into parallel form and vice versa. We will show that shift registers generate an orderly and predictable delay, i.e., a shifting of a signal waveform in time.

We can distinguish four types of shift registers: *serial in-serial out; serial in-parallel out; parallel in-serial out;* and *parallel in-parallel out*.

#### 7.5.8 "Serial In-Parallel Out" shift register

A common situation is for data to be loaded serially (1 bit at a time) and read out in parallel, as, for example, when a serially coded message from a modem, normally transmitted over telephone lines, has to be loaded into the CPU of a server, which accepts data in parallel form only. Or when a serial stream of bits coming from a single line has to be converted to drive simultaneously all segments of a display. Fig. 7.25a shows a 4-bit serial shift register made up of four negative-edge triggered, JK flip-flops. The **NOT** gate between the **JK** inputs allows loading either by a  $1(JK = Q\overline{Q} = 10)$  or by a  $0(JK = Q\overline{Q} = 01)$ ; in other words, J = K is not allowed. Also because the clock inputs are all connected together, the circuit operates synchronously.

Let us now show how the number **0101** is placed in the register. We start with the most significant bit<sup>10</sup> by placing the **0** at the input. At the trailing edge of the first clock pulse that **0** is transferred to the output  $\mathbf{Q}_0$  of the first flip-flop. At the second clock pulse it is shifted to  $\mathbf{Q}_1$  of the next flip-flop and so on until the **0** appears at the last flip-flop on the fourth clock pulse. At the next (fifth) clock pulse the **0** disappears from  $\mathbf{Q}_3$  and the following **1** is loaded in. Position  $\mathbf{Q}_3$  is identified as the most significant bit position in the parallel read-out. The waveforms of Fig. 7.25b show how the number shifts through the register and that after four clock pulses, 4 bits of input data have been transferred into the shift register such

<sup>&</sup>lt;sup>10</sup>Depending on the application, we could start with the least significant bit or the most significant bit.




FIG. 7.25 (a) A 4-bit serial in-parallel out shift register. (b) Timing waveforms at input and output. (c) Viewing how 0101 at the serial input terminal is placed in the register.

that the number is available in parallel form as  $Q_3Q_2Q_1Q_0 = 0101$ . An alternative way of viewing the shifting of bits through a register is given in Fig. 7.25c. Again, at the trailing edge of the first clock pulse, a **0** is shifted to **Q**<sub>0</sub>, then to **Q**<sub>1</sub>, and so forth.

From the above it is clear that this is a right-shifting register: at each clock pulse the bits shift one position to the right. If we ignore the first three outputs, we have a **SERIAL IN-SERIAL OUT** shift register. In this mode, the data pattern is read out at  $Q_3$  and is delayed by four clock pulses. A delay by itself is important in many applications. When so used the **SERIAL IN-SERIAL OUT** shift register is referred to as a *digital delay line*.

#### 7.5.9 A "Parallel In-Serial Out" shift register

In the operation of a computer, parallel data (*n* bits present simultaneously on *n* individual lines) need to be transmitted between computer and monitor and between computer and keyboard. The link is a serial data path (1 bit after another on a single wire), whereas the computer, monitor, and keyboard operate with parallel words. Striking a key, for example, creates a parallel binary word which is at once loaded in parallel into a shift register, converted, and transmitted serially to the computer, where the process is reversed, that is, the bits are loaded serially into a shift register and the binary word is read out in parallel.

Such a register can be constructed with positive-edge-triggered D flip-flops with asynchronous **CLEAR** and **PRESET** inputs, as in Fig. 7.26, which shows a 4-bit register. At the positive edge of a pulse to the **CLEAR** input, the register is cleared. This *asynchronous clearing* operation can occur anytime and is independent of the clock signal. Data in parallel form are applied to the **A**, **B**, **C**, and **D** inputs. Now, at the rising edge of a short pulse applied to **PARALLEL ENABLE**, the data at the **ABCD** inputs appears at the respective **Q**'s of each flip-flop, thus loading 4 parallel bits into the register. For example, **ABCD** = **0101** will set the second and last flip-flop HIGH, while the first and third remain cleared, so that  $Q_0Q_1Q_2Q_3 = 0101$ . At the next upward transition of the clock pulse, the data shifts to the right by one flip-flop. The serial output now reads  $Q_3 = 0$  (the previous  $Q_3 = 1$  is now lost; also note that the data at the serial output read backward). When the serial output has received the entire word, an asynchronous **CLEAR** can again be applied, a new word read into the parallel data inputs, and the process repeated.

The shift register of Fig. 7.26 can practically serve as a universal shift register. By placing parallel data on the **ABCD** inputs, the data will remain at  $Q_0Q_1Q_2Q_3$  until the next rising edge of the clock signal. Hence it acts as a **PARALLEL IN-PARALLEL OUT** storage register. By ignoring  $Q_0Q_1Q_2$  it can also act as a **SERIAL IN-SERIAL OUT** register. The data pattern





FIG. 7.26 A universal 4-bit shift register.

at the **serial input** now appears at  $Q_3$  but is delayed by four clock periods. This suggests the use of a **SERIAL IN-SERIAL OUT** register as a digital delay line. If we choose  $Q_0Q_1Q_2Q_3$ as outputs, we have a **SERIAL IN-PARALLEL OUT** register. We should also mention in passing that division by two is equivalent to shifting a binary number to the right by one position. Hence shift registers are common in the arithmetic units of computers.

#### **Digital counters**

A counter is a device used to represent the number of occurrences (random or periodic) of an event. Counters like registers are made possible by connecting flip-flops together. Typically, each flip-flop is the JK type operating in the toggle mode (T flip-flop). In this operation the **J** and **K** terminals are tied to a **HIGH** voltage (5 V) to remain at logic **1**. The input pulses are applied to the clock (C) terminal. The number of flip-flops equals the number of bits required in the final binary count. For example, a 2-bit counter with two flip-flops counts up to binary **11**, or decimal 3. A 5-bit counter with five flip-flops counts up to binary **11**,**111**, or decimal 31.

By cascading flip-flops, so the  $\mathbf{Q}$  output of each flip-flop is connected to the clock input of the next flip-flop, as shown in Fig. 7.27a, we will find that the first flip-flop toggles on



**FIG. 7.27** (a) A three-stage ripple counter (also referred to as a 3-bit binary counter). (b) The arrows which originate at the trailing edge of each pulse are used to show the toggling of the following stage. After seven pulses, the counter is in the 111 state, which means that after the next pulse (the eighth), the counter returns to the 000 state.

every pulse (giving the  $2^0$  position of a binary number that will represent the total pulse count), the second flip-flop toggles on every second pulse ( $2^1$ ), the third flip-flop on every fourth pulse ( $2^2$ ), and so forth. Hence, three flip-flops can count eight distinct states, that is, zero to seven, which in binary is (000) to (111). Such a counter would be called a modulo-8 counter, because after counting eight pulses it returns to zero and begins to count another set of eight pulses. Fig. 7.27b demonstrates this. Assuming all flip-flops were initially set to zero, after eight pulses the counter is again at zero.

As shown in Fig. 7.27a, three **JK** flip-flops are cascaded. The **JK** inputs are tied together and held **HIGH** at 5 V (logic 1) so each flip-flop toggles at the trailing edge of an input pulse placed at the clock terminal. We have chosen to have the input terminal on the right side so that a digital number stored in the register is presented with its most significant digit (MSD) on the left as it is normally read.

Such a counter is called an asynchronous ripple counter, because not all flip-flops change at the same time (because of time delay, each flip-flop will trigger a tad later than its predecessor)-the changes ripple through the stages of the counter.

We have shown that a modulo-8 counter counts from 0 to 7 and then resets. Such a counter could also be called a divide-by-eight circuit, as was already shown in Example 7.11. It is obvious that one flip-flop can count from 0 to 1 (modulo-2) and is a divide-by-two circuit, two flip-flops count from 0 to 3 (modulo-4) and is a divide-by-four circuit, and so on.

#### 7.5.10 A decade counter

Counters are most frequently used to count to 10. What we need then is a modulo-10 counter that counts from 0 to 9 and then resets. As three flip-flops, whose natural count is eight, are insufficient, four flip-flops are needed whose natural count is 16 (modulo-16). By appropriate connections, counters of any modulo are possible. Fig. 7.28a shows a binary-coded decimal, or BCD, counter which counts 10 pulses and then resets. In other words, it counts 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, and after 9 it resets to zero. The resetting is accomplished by a **NAND** gate connected to the **Q**<sub>1</sub> and **Q**<sub>3</sub> outputs, because at the count of 10 the binary pattern is  $Q_3Q_2Q_1Q_0 = 1010$  and, as shown in Fig. 7.28b, the combination  $Q_1Q_3 = 11$  occurs for the first time in the count to 10. At 10 the **NAND** gate goes **LOW** and resets the counter to zero (the bubble at the CLR terminal implies that the flip-flops are cleared to 0 if **CLR** goes **LOW**).

If it is desired to store each digit of a decimal number separately in binary form, we can use a four-flip-flop register, which counts from 0 to 9, to represent each digit of the decimal number. To represent larger numbers additional registers are used. For example, three registers can count and store decimal numbers from 0 to 999, five registers from 0 to 99,999, and so forth.




FIG. 7.28 (a) Four T flip-flops connected as a BCD decade counter (recall that a T flip-flop is a JK flip-flop with the J and K terminals tied together). Holding T HIGH puts the flip-flops in the toggle mode. (b) The output states of a decade counter.

#### Example 7.12

Design a modulo-7 counter.

We will use **JK** flip-flops with **CLEAR** capabilities. By connecting the **J** and **K** inputs together and holding the connection **HIGH**, the flip-flops will be in the toggle mode. The counter should count from 0 to 6, and on the seventh input pulse clear all flip-flops to 0. If we examine the counting table in Fig. 7.28b, we will find that on the seventh count, the outputs of all flip-flops are 1 for the first time in the count. Sending these outputs to a **NAND** gate will generate a **LOW**, which when applied to the **CLEAR** inputs will reset the flip-flops to **0**. Such a counter using a triple-input **NAND** gate is shown in Fig. 7.29.

Similarly, a modulo-5 counter can be designed by observing that on the fifth count  $Q_0Q_2 = 11$  for the first time. Sending this output to a NAND gate, a CLEAR signal can be generated on the fifth pulse.




FIG. 7.29 A modulo-7 counter which uses a NAND gate to clear the register at the count of 7.

#### 7.5.11 Synchronous counters

In the asynchronous ripple counter each flip-flop is clocked by the output of the previous flip-flop. As with any physical device or system, it takes a flip-flop time to respond to an input. Due to such time delays, each flip-flop in the ripple counter will trigger at a small time interval later than its predecessor. If ripple counters are used in complex circuits, even small time delays can introduce serious timing errors. Furthermore, since changes ripple through the counter, the accumulated time delays (usually refered to as *propaga-tion delays*) can result in slow operation. These disadvantages do not exist in synchronous counters, in which the clock signal is applied to all flip-flops simultaneously with the effect that all flip-flops trigger at the same moment.

Fig. 7.30a shows a synchronous, modulo-8 counter using three JK flip-flops. Since the input flip-flop has the J and K inputs tied together and held **HIGH**, it will toggle on every positive edge of the clock signal<sup>11</sup> and its output gives the 2<sup>0</sup> position of the count. The second flip-flop will toggle on the positive edge of a clock pulse only if  $Q_0$  is **HIGH** (logic **1** and **HIGH** have the same meaning). Hence, the output of the second flip-flop, which is  $Q_1$ , gives the 2<sup>1</sup> position. The third flip-flop, because of the **AND** gate, will toggle only if both previous flip-flops are **HIGH** ( $Q_0$  **AND**  $Q_1 = 1$ ) and its output thus gives the 2<sup>2</sup> position of the count. The truth table of Fig. 7.30b gives the state of the flip-flops for each count. On the eighth count, the register will reset to zero and the counting sequence repeats.

<sup>&</sup>lt;sup>11</sup>Given the connections of the JK flip-flops in Fig. 7.30, we could have replaced all JK flip-flops by T flip-flops. Furthermore, we are showing a positive-edge-triggered JK flip-flop. Since JK flip-flops are commonly negative-edge triggered, a NOT gate at the clock input would give the same behavior as a positive-edgetriggered JK flip-flop.




FIG. 7.30 (a) A synchronous, 3-bit, modulo-8 counter. (b) One counting sequence of the counter.

#### Example 7.13

Design a 4-bit, modulo-16, synchronous counter.

We can begin with the 3-bit synchronous counter shown in Fig. 7.29a and add a flip-flop for the next position  $(2^3)$  in the binary count. Because this flip-flop must toggle on the 7th and 15th clock pulse, the input to that flip-flop must be preceded by a triple-input **AND** gate which will give a 1 when  $Q_0Q_1Q_2 = 111$ . The connections of the four flip-flops are shown in Fig. 7.31a, and one counting cycle, giving the state of each flip-flop, is shown in Fig. 7.31b. Analyzing the circuit, we find that the first flip-flop acts as a toggle for output  $Q_0$ . The second flip-flop with output  $Q_1$  toggles when  $Q_0 = 1$ . The third flip-flop with output  $Q_2$  must toggle when the previous two flip-flops are **FULL** (**FULL** is sometimes used in technical jargon to mean **HIGH** or logic 1), that is,  $J_2 = K_2 = Q_0$  **AND**  $Q_1$ . Finally, the last flip-flop must toggle when  $Q_2Q_1Q_0 = 111$  or when  $J_3 = K_3 = Q_0$  **AND**  $Q_2$ .

If we compare ripple counters (Fig. 7.27) to synchronous counters (Fig. 7.30), which are faster and less prone to error, we will find that in general, synchronous counters require a few extra gates.




FIG. 7.31 (a) A 4-bit, synchronous counter. (b) One counting sequence of the modulo-16 counter.

#### 7.6 Memory

In Section 7.5, we stated that the simplest memory device is an RS flip-flop (also known as a latch). It can hold 1 bit of information. To make such a device practical, we have to endow it with **READ** and **WRITE** capabilities and a means to connect it to an information line or information bus. Such a device will then be called a 1-bit memory cell. A byte (8 bits) would require eight cells. A thousand such cells could store one kilobit of information (1 kbit) and would be called a *register*. Typically, registers hold many words, where each word is either 8 bits, 16 bits, 32 bits, or some other fixed length. The location of each word in the register is identified by an *address*.

All instructions that a computer uses to function properly are stored in memory. All data bases, such as typed pages and payroll data, are stored in memory. All look-up tables for special functions such as trigonometric ones are stored in memory. Basically, any datum a digital device or a computer provides, such as time, date, etc., is stored in memory. Flip-flop memory is *volatile*, which means that the register contents are lost when the

power is turned off. To make registers *nonvolatile*, either the computer is programmed to automatically refresh the memory or batteries can be used to refresh registers (lithium batteries are common as they can last up to 10 years). There are also new memory technologies such as flash and phase change memories, which are inherently non-volatile.

A computer uses many types of memory, each suitable for a particular task. Hard disks and CD/DVD disks can permanently store huge amounts of data. A typical hard drive stores bits as sequences of tiny permanent magnets along circular tracks. CD/DVD storage devices use optical characteristic of their surfaces to store the data. Flash memory sticks also store data permanently. Data is not lost in these devices when the computer is turned off or the device removed from the computer. On the other hand, access time is relatively slow compared to ordinary memory, usually on the order of 10 ms. For ordinary processing the computer uses RAM (random access memory). RAM is fast, in many cases less than one micro-second. However, this memory is volatile; the contents are lost if the power is turned off. In addition, many processing elements have a modest amount of cache memory, which is located on the microprocessor chip itself. Cache memory is much faster than ordinary RAM but also much more expensive. Cache memory stores data that has been recently used and is likely to be used again in a relatively short time.

Finally, we have *read-only memory* (ROM), which as the name suggests can only be accessed and cannot be changed. This nonvolatile memory is permanently programmed at time of manufacture and is used by computers to provide the information needed for start-up when the computer is first turned on. It also provides look-up tables (trigonometric, logarithmic, video displays, character representation, etc.) and anything else that is needed on a permanent basis. Even though the information in ROMs cannot be changed, programmable ROMs (PROMs) which can be programmed by the user are available. Again, once programmed, they cannot be erased or reprogrammed. Electrically Erasable Programmable ROMs (EEPROMs) and flash memories are non-volatile and can be written "in circuit", that is, written by the processor while the computer is running.

#### 7.6.1 RAM cell

By adding a few logic gates (two inverters and three **AND** gates) to a **RS** flip-flop (also called a latch), as shown in Fig. 7.32, we can construct a basic 1-bit memory cell which can store 1 bit of information. It has a **SELECT** input, which when **HIGH** enables the cell for reading and writing. It has a **READ/WRITE** (**R/W**) input, which when **HIGH** activates the **READ** operation and when **LOW** activates the **WRITE** operation. It has an output which during the **READ** operation transfers the contents of the cell to whatever line is connected to this terminal. It has an Input for changing the contents of the cell during the **WRITE** operation.

The **READ** operation is selected when Select is 1 and **READ/WRITE** is 1. The input to the **SR** terminals of the flip-flop is then **00**, the cell remains unresponsive to changes in input, the contents of the flip-flop remain unchanged, and **Q** is connected to the output for reading. On the other hand, when **R/W** goes to **0** and Select remains at 1, the cell is




FIG. 7.32 An elementary 1-bit memory cell with one output and three input terminals (one for selecting the cell, one for choosing between read and write and one for inputting new information).

activated for writing and can respond to a write signal to store new information in the cell. For example, a 1 at the input appears as SR = 10 at the flip-flop, implying<sup>12</sup> that a 1 is loaded in the flip-flop and is available for reading at output Q. Thus, the input bit has been successfully stored in the cell. A 0 at the input appears as SR = 01; hence a 0 is stored and is available for reading, and once again the new input bit has been successfully stored.

#### 7.6.2 RAM

A piece of memory consists of an array of many cells. An  $m \times n$  array can store m words with each word n bits long. The Select signal for a particular word is obtained from an address which is decoded to produce a **1** on the desired line. For example, the decoder considered in Fig. 7.15 decodes the information on two address lines and selects one of four lines by making that particular line **HIGH**. Such a decoder could select one word out of four; that is, given a  $4 \times n$  array, it would pick one word that is n bits long. Should the word size be 8 bits, then 32 elementary cells would be needed for the  $4 \times 8$  memory. Should the word size be 4 bits, 16 cells would be needed. Such a 16-bit RAM memory module is shown in Fig. 7.33.

The CPU of a computer uses RAM to store and retrieve data. As pointed out before, RAM is volatile. Any data stored in RAM are lost when power is turned off. Therefore, data that need to be saved must be transferred to a magnetic disk, magnetic tape, or flash memory.

#### 7.6.3 Decoding

Decoding was already considered in the previous section. Since memories can have a capacity of thousands and even millions of words and each word can be as large as 64 or 128 bits, accessing precisely each word in the memory is done by decoding an address code. Given k address lines, we can access  $2^k$  words. Thus a decoder with k inputs will have

```
<sup>12</sup>See Section 7.5.1, "Flip-Flop: A Memory Device."
```




FIG. 7.33 Connection diagram of 16 memory cells in a  $4 \times 4$  RAM module.

 $2^k$  outputs, commonly referred to as a  $k \times 2^k$  decoder. Each of the decoder outputs selects in the memory one word which is *n* bits long for reading or writing. The size of the memory is therefore an array of  $2^k \times n$  cells. A schematic representation of such a RAM module is shown in Fig. 7.34.

Word size is normally used to classify memory. Early microprocessors that use 4-bit words have 4-bit registers (Intel produced the first commonly available 4-bit CPU in 1971) Small computers use byte-size words that require 8-bit registers, and powerful microcomputers use 64-bit registers. To access words in memory an address is used. As pointed out before, two address lines, after decoding the address, can access four words. In general, to access  $2^k$  words requires a bus of *k* address lines. Ten address lines can access 1024 words of a program or data memory ( $2^{10} = 1024$ , commonly referred to in computerese as 1 K). A 32-bit address bus can locate four billion words ( $2^{32} = 4,294,967,296$ ), and so on.

#### 7.6.4 Coincident decoding

In large RAM modules, the memory cells are arranged in huge rectangular arrays. Linear addressing, described above, activates a single word-select line and can become unwieldy in huge arrays, necessitating very long addresses. In linear addressing, a decoder with k inputs and  $2^k$  outputs requires  $2^k$  **AND** gates with k inputs per gate. The total number




FIG. 7.34 Representation of a RAM module showing explicitly the cell array and the decoder.

of **AND** gates can be reduced by employing a two-part addressing scheme in which the *X* address and the *Y* address of the rectangular array are given separately. Two decoders are used, one performing the *X* selection and the other the *Y* selection in the two-dimensional array. The intersection (coincidence) of the *X* and *Y* lines identifies and selects one cell in the array. The only difference is that another Select line is needed in the cell structure of Fig. 7.32, which is easily implemented by changing the three **AND** gates to quadruple-input **AND** gates.

#### 7.6.5 ROM

A **ROM** module has provisions for **READ** only, and not for **WRITE**, which makes it simpler than RAM. ROM is also nonvolatile, which means that data are permanently stored and appear on the output lines when the cell is selected. In other words, once a pattern in memory is established, it stays even when power is turned off.

Typically the manufacturer programs **ROMs** that cannot be altered thereafter. **PROMs** are field programmable, which allows the user to program each cell in the memory. A **PROM** comes to the user with all cells set to zero but allows the user to change any zeros to ones. Again, once the user programs the **PROM**, it is irreversible in the sense that it cannot be reprogrammed or erased. Changing one's mind about the contents of the memory implies that the memory chip must be discarded. As noted already, EEPROMs can be rewritten many times, typically 10,000 to 100,000 times, and can be written by the processor itself while the computer is running.

# 7.7 Summary

A basic knowledge of digital electronics is required just to stay current in the rapidly changing field of engineering, which is increasingly dominated not just by the ubiquitous computer but by digital circuitry of all kinds. We began our study with binary arithmetic, Boolean algebra, and Boolean theorems, including DeMorgan's theorems, which form the basis of logic circuits. We introduced the truth table which states all possible outcomes for a given logical system. This provided sufficient background to proceed to logic gates, which are the building blocks of any digital system such as the computer. The fundamental logic gates **AND**, **OR**, and **NOT** were presented, followed by the only slightly more complicated **NAND** and **NOR** gates. An observation important in integrated circuit (**IC**) design was that any logic system can be constructed using only a single gate type such as the **NAND** gate or the **NOR** gate. For example, **NAND** gates can be connected in such a way as to mimic any gate type, be it an **OR** gate or a **NOT** gate. Therefore, complex chips that contain thousands of gates can be more reliably manufactured if only one gate type is used.

Even though logic gates are elementary building blocks, in complex digital systems such as the microprocessor and the computer, larger building blocks are common. These include flip-flops, memories, registers, adders, etc., which are basic arrangements of logic gates and to which the remainder of the chapter was devoted. Complex digital systems are beyond the scope of this book but many books and courses exist which treat the interconnection of such building blocks to form practical systems. The larger building blocks were divided into two groups, depending on the logic involved. Combinatorial logic, which is memoryless, has outputs that depend on present input values only, with adders and decoders being prime examples of such building blocks. Sequential logic building blocks incorporate memory; hence, outputs depend on present as well as on past input values. Sequential logic circuits open the digital world to us with devices such as flip-flop memories, shift registers, and counters. Out of all of the flip-flops considered, it was the JK edge-triggered flip-flop which was the workhorse of sequential systems. Edge-triggered flip-flops change state precisely at the time the periodic clock signal makes its HIGH-to-LOW or LOW-to-HIGH transition. Hence, clocked flipflops bring a high degree of order in complicated digital systems that are prone to chaos. Nowadays edge-triggered D flip-flops are simpler to design and incur lower interconnect and area overhead. Therefore, they dominate modern design, i.e. are the workhorses of sequential systems.

#### Problems

**1.** Perform a decimal-to-binary conversion (converting a numeral written in base 10 to the equivalent numeral written in base 2) of the following decimals: 2, 5, 12, 19, 37, and 101. To reduce confusion, the base can be denoted by a subscript. *Hint*: See footnote 5 in Section 7.4.

Ans:  $2_{10} = 10_{2}$ ,  $37_{10} = 100101_2$ .


- **2.** Convert the following binary numbers to decimal numbers: 11, 00111, 01101, 101,010 *Ans*:  $01101_2 = 13_{10}$ .
- **3.** The octal system uses the digits 0 to 7 for counting. Convert the following octal numbers, denoted by subscript 8, to decimals:  $5_8$ ,  $12_8$ ,  $502_8$ ,  $6745_8$ . *Ans*:  $5_8 = 5_{10}$ ,  $12_8 = 10_{10}$ ,  $502_8 = 322_{10}$ .


- **4.** Express the decimal numbers 4, 9, 15, and 99 in the octal system (see Problem 3) *Ans*:  $4_{10} = 4_8$ ,  $9_{10} = 11_8$ .
- **5.** In the hexadecimal system (base 16), commonly used in microprocessor work, the digits 0 to 15 are used for counting. To avoid using double digits, the 10 decimal digits 0, ..., 9 are supplemented with the letters *A*, *B*, *C*, *D*, *E*, and *F*, that is, 0, 1, 2, 3,4, 5, 6, 7, 8, 9, *A*, *B*, *C*, *D*, *E*, F Express the decimal numbers 3, 14, 55, 62, and 255 as hex numbers.

Ans:  $3_{10} = 3_{16}$ ,  $62_{10} = 3E_{16}$ ,  $255_{10} = FF_{16}$ .

- **6.** Convert the binaries 0011, 1111, 11,000,011, and 11,111,111 to hex *Ans*: 0011<sub>2</sub> = 3<sub>16</sub>, 1111111<sub>2</sub> = *F F*<sub>16</sub>.
- **7.** Construct a truth table for a triple-input AND, OR, NAND, and NOR gate *Ans:* (partial).
- **8.** Three binary waveforms are shown in Fig. 7.35. If these are used as inputs to an **AND** and a **NOR** gate, show the outputs of the gates.
- **9.** Similar to Figs. 7.3a and 7.4a, which illustrate an **AND** and **OR** gate, connect two switches, *A* and *B*, a battery, and a bulb to illustrate a **NAND** gate and a **NOR** gate. Verify the truth tables in Fig. 7.8 for the **NAND** and **NOR** gate.
- **10.** A bus consisting of 16 wires can carry how many binary words? *Ans*:  $2^{16} = 65,536$ .
- 11. (a) Show that both voltages A and B must be HIGH for the AND gate circuit of Fig. 7.3c to give a HIGH output.
  - (b) Show that when one of the voltages is zero, the output is 0.7 V, which is logic LOW
- **12.** For each of the logic circuits shown in Fig. 7.36 write down the logic expression for the output *F*.

Ans:  $F_a = (\mathbf{A} + \mathbf{B}) \cdot \overline{\mathbf{C}}, F_c = (\mathbf{A} + \mathbf{B})(\overline{\mathbf{A}} + \mathbf{B}).$ 










FIG. 7.37


- **13.** Prove the identity of each of the following Boolean equations:
  - (a)  $\overline{\mathbf{A}}\mathbf{B} + \overline{\mathbf{A}}\overline{\mathbf{B}} + \overline{\mathbf{A}}\overline{\mathbf{B}} + \overline{\mathbf{A}}\overline{\mathbf{B}} = 1$
  - **(b)**  $\overline{\mathbf{A}}\overline{\mathbf{B}} + \mathbf{A}\mathbf{B} + \overline{\mathbf{A}}\mathbf{B} = \overline{\mathbf{A}} + \mathbf{B}$
  - (c)  $\overline{\mathbf{A}} + \mathbf{A}\mathbf{B} + \mathbf{A}\overline{\mathbf{C}} + \mathbf{A}\overline{\mathbf{B}}\ \overline{\mathbf{C}} = \overline{\mathbf{A}} + \mathbf{B} + \overline{\mathbf{C}}$
  - (d)  $\overline{A}BC + \overline{A}B\overline{C} + AC = \overline{A}B + AC$
  - $(e) \quad \mathbf{A} + \mathbf{A} \cdot \mathbf{B} = \mathbf{A}$
  - $(f) \quad \mathbf{A} \cdot (\mathbf{A} + \mathbf{B}) = \mathbf{A}$
- 14. Draw a logic circuit to simulate each of the Boolean expressions given.
  - $(a) \quad \mathbf{F} = \mathbf{A} + \overline{\mathbf{B}}\mathbf{C}$
  - (b)  $\mathbf{F} = (\mathbf{A} + \mathbf{B}) \cdot \overline{\mathbf{C}}$
  - (c)  $\mathbf{F} = \overline{\mathbf{A} + \mathbf{B}} \cdot \overline{\mathbf{A}} \overline{\mathbf{B}} + \overline{\mathbf{AB}}$

Ans: for (b) see Fig. 7.37.

**15.** Use only **NAND** gates to construct a logic circuit for each of the Boolean functions given.

$$(a) \mathbf{F} = \mathbf{A} + \mathbf{B}$$

- **(b)**  $F = A \cdot (B + C)$
- (c) exclusive or  $\mathbf{A} \oplus \mathbf{B}$
- **16.** Repeat Problem 15 except use only **NOR** gates.
- **17.** A logic circuit and three input waveforms **A**, **B**, and **C** are shown in Fig. 7.38. Draw the output waveform *E Hint*: find the simplest form for **F** and make a truth table for **F** from which the waveform can be drawn.
- **18.** Construct an adder that can parallel-add two 2-bit binary numbers **A** and **B**, that is,  $A_1 A_0 + B_1B_0 = C_1S_1S_0$ , where **S** stands for *sum* and **C** for *carry*.



- **19.** Design a three-line to eight-line (3-to-8) decoder which will decode three input variables into eight outputs. An application of this decoder is a binary-to-octal conversion, where the input variables represent a binary number and the outputs represent the eight digits in the octal number system.
- **20.** Design a 2-to-4 decoder with **Enable** input. Use only **NAND** and **NOT** gates. The circuit should operate with complemented **Enable** input and with complemented outputs. That is, the decoder is enabled when **E** is equal to **0** (when **E** is equal to **1**, the decoder is disabled regardless of the values of the two other inputs; when disabled, all outputs are **HIGH**). The selected output is equal to **0** (while all other outputs are equal to **1**).

Ans: See Fig. 7.39.

- **21.** An encoder performs the inverse operation of a decoder. Whereas a decoder selects one of 2 k outputs when k address lines are specified, an encoder has 2 k input lines and k output lines. The output lines specify the binary code corresponding to the input values. Design an octal-to-binary encoder that utilizes three, multiple-input **OR** gates. Use the truth table in the answer to Problem 20, but reverse it, i.e., use eight inputs, one for each of the octal digits, and use three outputs that generate the corresponding binary number. Assume that only one input has a value of **1** at any given time. *Hint*: **A** = **O**<sub>1</sub> + **O**<sub>3</sub> + **O**<sub>5</sub> + **O**<sub>7</sub>, **B** = **O**<sub>2</sub> + **O**<sub>3</sub> + **O**<sub>6</sub> +**?**, **C** = you are on your own.
- 22. How many states does an SR flip-flop have? *Ans*: Three states-set (SR = 10, output 1); reset (SR = 01, output 0); hold (SR = 00, output stays unchanged).




FIG. 7.40

- **23.** How many states does a JK flip-flop have? *Ans*: Four states-the three states of an SR flip-flop plus a toggle mode (**JK = 11**).
- **24.** Sketch the output waveform of an RS flip-flop if the input waveforms are as shown in Fig. 7.40.

**25.** If only JK flip-flops are available, show how they can be converted to D and T flip-flops. Sketch the circuit diagrams. *Ans*: For the D flip-flop connect a **NOT** gate between the **J** and **K** terminals and a **NOT** gate between the clock signal and the clock input of the JK flip-flop (a **NOT** gate before the clock input of a **JK** flip-flop will give a positive-edge trigger; however, the **NOT** gate must be a fast-acting one so as to maintain synchronous operation). For the *T* flip-flop connect the input terminals of **JK** flip-flop together.

- 26. Connect a JK flip-flop to act as a divide-by-two circuit.
- **27.** A **T** flip-flop can act as a divide-by-two circuit. Compare its operation to that of the **JK** flip-flop of Problem 7.26.
- **28.** Two **JK** flip-flops are connected in series in a manner similar to Fig. 7.24a. If a 10 kHz square wave is applied to the input, determine and sketch the output.
- **29.** Using additional gates (a **NOT** gate, two **AND** gates, and a **OR** gate), convert a D flip-flop into a positive-edge-triggered **JK** flip-flop. Note that the **D** input to the D flip-flop is defined by the Boolean expression  $\mathbf{D} = \mathbf{J}\overline{\mathbf{Q}} + \overline{\mathbf{K}}\mathbf{Q}$ .
- 30. A 4-bit shift register is shifted six times to the right. If the initial content of the register is 1101, find the content of the register after each shift if the serial input is 101,101. *Ans*: Initial value of register 1101; input 1, register after first shift 1110; 0, 0111; 1, 1011; 1, 1101; 0, 0110; 1, 1011.
- **31.** Design a 2-bit shift register, using D flip-flops, that moves incoming data from left to right.
- **32.** The serial input to the shift register of Fig. 7.25a is the binary number 1111. Assume the register is initially cleared. What are the states after the first and third clock pulse? *Ans*:  $Q_0Q_1Q_2Q_3 = 1000$ ,  $Q_0Q_1Q_2Q_3 = 1110$ .
- **33.** Design a 2-bit binary counter using two negative-edge-triggered **JK** flip-flops and describe its output for the first four clock pulses. Assume the counter is initially cleared ( $\mathbf{Q}_0 = \mathbf{Q}_1 = \mathbf{0}$ ).
- **34.** Design a modulo-5 counter that will count up to 4 and on the fifth pulse clear all three flip-flops to 0. Use either T or JK flip-flops. *Ans*: Since the count is larger than 4, we need three flip-flops with **CLEAR** capability. The register needs to be cleared when binary 101 is reached, which can be accomplished by adding a **NAND** gate and connecting its inputs to  $Q_0$  and  $Q_2$  and the output to all three **CLEAR** terminals.

- **35.** The counter in Problem 7.33 is a modulo-4 ripple counter (also referred to as a divideby-four ripple counter). The difficulty with such counters is that the output of the preceeding flip-flop is used as the clock input for the following flip-flop. Since the output of a flip-flop cannot respond instantaneously to an input, there is a small time delay in each successive clock signal which is known as a ripple delay. If many flip-flops are involved, the cumulative time delay can cause the counter to malfunction. For speedy clock signals, ripple delay cannot be tolerated. Convert the 2-bit ripple counter of Problem 33 to a synchronous counter in which the clock signal is applied simultaneously to all flip-flops.
- 36. A counter uses flip-flops which have a 5 ns delay between the time the clock input goes from 1 to 0 and the time the output is complemented.
  (a) Find the maximum delay in a 1-bit binary ripple counter that uses these flip-flops.
  (b) Find the maximum frequency the counter can operate reliably. *Ans*: 50 ns. 20 MHz.
- **37.** How would you modify the RAM cell in Fig. 7.32 to act as a ROM cell?
- **38.** What is the length of each word in a  $256 \times 8$ -bit RAM? *Ans*: 8 bits long.
- **39.** How many bits can be stored in a  $256 \times 8$ -bit ROM?
- **40.** How many words of data can be stored in a  $256 \times 8$ -bit ROM? *Ans*: 256.
- **41.** In the elementary RAM cell of Fig. 7.32 find the Output if **S** = **1**, **Read/Write** = **0**, and Input = **1**.
- **42.** If each word in RAM has a unique address, how many words can be specified by an address of 16 bits? If each word is byte long (8 bits long), how many memory cells must the RAM have?

Ans: 65536, 524,288.

**43.** Arrange a 6-bit RAM as a  $2 \times 3$ -bit RAM and show its connection diagram. Label the input lines, the output lines, the decoder, and the address lines.

# 8

# The digital computer

### 8.1 Introduction

This chapter and the following one deal with applications of the material developed in the preceding chapters. Needless to say, there are numerous other examples for which analog and digital electronics have served as the underlying base. But perhaps for society today, the most pronounced developments in technology have been the digital computer and more recently digital communication networks. Because these two disciplines share the same binary language of 0's and 1's, computing and communications have merged and advanced with revolutionary results as exemplified by the *Internet* and its *World Wide Web*. The information revolution, also known as the "third" revolution, which the digital computer heralded 50 years ago has profoundly changed the way society in general works and interacts. This revolution followed the 18th century industrial revolution, which in turn followed the agricultural revolution is by far the most sophisticated. This chapter will try to provide you with a working knowledge of the computer–specifically the personal computer.

The first digital computers were built on college campuses by John Atanasoff in 1937–42 and by John Mauchly and Presper Eckert, Jr., in 1946 with government sponsorship. These were soon followed by the commercial machines UNIVAC 1 and IBM 701. These computers had no operating system (OS), but had an assembler program which made it possible to program the machine. Soon primitive operating systems and the first successful higher-order language FORTRAN (formula translation) followed, which allowed engineers and scientists to program their problems with relative ease. The birth of the personal computer (PC) was more humble. In a garage with meager personal funding, Steve Wozniak and Steve Jobs breadboarded the first personal computer in 1976 and started the PC revolution. Their first series of Apple computers was followed by the Macintosh, which had a new and novel operating system (the Mac OS) based on a graphical user interface (GUI) with the now familiar click-on icons that many, even today, claim is a superior operating system for PCs. However, Apple's refusal to license the Mac OS allowed the IBM-compatible PC to dominate the market. It was under Andrew Grove that the Intel Corporation pioneered the famous 8086 family of chips (286,386,486, Pentium, Pentium II, Pentium III, etc.) that became the basis for the IBM-compatible PCs. This, in turn, inspired another computer whiz, Bill Gates, and the then-fledgling Microsoft Corporation to create the DOS and Windows operating system software that now dominates the computing scene.

# 8.2 The power of computers: The stored program concept

Before the computer, machines were dedicated, which means that they were singlepurpose machines. They pretty much were designed and built to do a single job. An automobile transports people on land, a ship transports in the water, and an airplane transports in the air. It is true that an airplane can do the job of a fighter or a bomber, but to do it well it must be designed and built for that purpose. In other words the differences between the Queen Mary, an Americas Cup yacht, and a battleship can be more profound than their similarities. Imagine a machine that could do all the above. A computer comes very close to that. Its design is a general machine, which is referred to as the hardware and which operates from instructions which we refer to as software. As the applications can be very broad and can come from many disciplines, the tasks that a computer can perform are also very broad. It is like a fictitious mechanical machine which, according to the type of program that is inserted in it, acts as an airplane or as a ship, automobile, tank, and so on. A computer is that kind of a machine. It can act as a word processor; it can do spreadsheets; it can do mathematics according to instructions from Mathematica, Maple, Matlab, etc.; it can play games; it can analyze data; it facilitates the Internet; it executes money transfers; and on and on. This then is the stored program concept: instructions and data are loaded or read into an electrically alterable memory (random access memory or RAM) which the computer accesses, executes, and modifies according to intermediate computational results. It has the great advantage that the stored programs can be easily interchanged, allowing the same hardware to perform a variety of tasks. Had computers not been given this flexibility, that is, had they been hardwired for specific tasks only, it is certain that they would not have met with such widespread use. For completeness it should be stated that two inventions sparked the computer revolution: the stored program concept and the invention of the transistor in the late 1940s which gave us tiny silicon switches, much smaller than vacuum tubes, and which in turn gave birth in 1959 to integrated circuits with many transistors on a single, small chip. This set in motion the phenomenal growth of the microelectronics industry, which at present produces high-density chips containing millions of transistors at lower and lower cost, thereby making possible the information revolution.

#### 8.2.1 Computational science and other major uses of computers

Until the age of powerful computers, new theories and concepts introduced by engineers and scientists usually needed extensive experiments for confirmation. Typically models and breadboards (a board on which experimental electronic circuits can be laid out) needed to be built, often at prohibitive costs and sometimes not at all due to the complexity and large scale of the experiment. Today, experiments often can be replaced by computational models which can be just as accurate, especially in complex situations such as weather prediction, automobile crash simulations, and study of airflow over airplane wings. Thus to theory and experimentation, the backbone of scientific inquiry, we have added a third discipline, that of *computational science*,<sup>1</sup> which provides solutions to very complex problems by modeling, simulation, and numerical approximation.

More recently the expansion of the internet has led to newer uses of large-scale computing. A vast array of new types of sensors are now available for sensing virtually anything in the environment from biodata (for patient monitoring, athlete performance, etc.) to location (for monitoring animal migration, routing of cars, etc.) to environmental data (for monitoring temperature and moisture for agriculture, building fire detection, etc.) and many, many others. Medium scale computer systems, in conjunction with electromechanical devices, use this information for specific applications such as controlling the irrigation system on a large farm, the controls in a modern automobile, the delivery of medication to patients, etc. On a larger scale, the collection of massive (peta-bytes or more) amounts of data has led to a new discipline—the storage and analysis of "big data." New techniques are being developed to manage the analysis. In particular, artificial intelligence (AI) and machine learning (ML) are being applied to attempt to discover useful patterns and understand the data. A typical example is the use of massive amounts of biodata from around the world by the World Health Organization (WHO) to understand world health trends or predict outbreaks of epidemics in time to react preemptively.

At the personal computing level (i.e., laptops and desktops) advances in hardware have led to more sophisticated personal tools, such as word processing with graphics, and entertainment, such as sophisticated new games that involve realistic interactive graphics and often are educational as well as entertaining.

#### 8.2.2 Microcontrollers, microprocessors, and microcomputers

In a sense all three of the above can be referred to as computers. Besides the processor, all three types have some memory in the form of RAM and ROM (read-only memory) and some control circuitry. Microcontrollers are self-contained ICs (integrated circuits)— frequently referred to as single-chip computers. Some may have the program permanently built onto the chip at the factory. The cost for preparing the chip manufacturing process is relatively large for this, but for applications that will use thousands or millions of the same microcontroller and program this set-up cost is worth it. Such applications include household appliances, cell phones, car sub-systems such as brakes, and many other modern products with annual markets in the millions. Other microcontrollers can be programmed in the field through the use of either a special programming device or through serial connection to a desktop or laptop computer. These have only slightly more unit cost than ones with the program built in but offer the convenience for a company to use a single microcontroller family for many different products or perhaps for a single product with low market volume. Low-end microcontrollers are used for applications but may require modest

<sup>&</sup>lt;sup>1</sup>We have to distinguish this term from *computer science*, which is the study of computers and computation. Computational science is that aspect of any science that advances knowledge in the science through the computational analysis of models. Like theory and experimentation, it is now one of the three legs of that science.

amounts of communication with other devices and non-numerical capabilities such as serial input/output, precise measuring of time, and analog-to-digital and digital-toanalog conversion. Such applications include traffic light controllers (controlling relays to turn up to 20 or so different sets of lights on and off) and MIDI systems (MIDI stands for musical instrument digital interface). More recent microcontrollers have larger memories, are much faster, and have much more sophisticated numerical capabilities. These high-end microcontrollers can be used for applications such as signal processing and are the basis for modern cell phones. In the literature microcontrollers are also characterized as microprocessors with simpler system structures and lower performance. Controllers are embedded in cordless telephones, electronic cash registers, scanners, security systems, automobile engines, disk drives, and a variety of home and industrial applications such as refrigerators and air conditioners. In fact, electric lights are almost the only electrically powered devices that do not use microcontrollers. Even though microcontrollers and microprocessors share many architectural features, they differ in important respects. A microcontroller is generally a one-chip integrated system meant to be embedded in a single application. The chip, therefore, is likely to include a program, data memory, and related subsystems which are needed for the computer aspect of the particular application. By contrast, a microprocessor drives a general-purpose computer whose ultimate application is not known to the system designers.

The single-chip computer is evolving rapidly. The first commercially available microcontroller was the INTEL 4004, introduced in 1971. Instructions were either 8 bits or 16 bits, so loading an instruction took two or four clock cycles. Arithmetic was also 4 bit. These drawbacks limited the utility of these very early microprocessors. Within 10 years 8-bit controllers dominated the market, especially in embedded-control applications such as television sets, disk drives, and car radios, as well as in personal computer peripherals such as printers and mice. In more advanced applications, 16-bit controllers are deployed in disk drives, automobile engine control, and generally in industrial control. In still more advanced applications 32-bit chips are employed in communication boards, laser printers, and some video games. In highly competitive fields such as video games, 64-bit embedded controllers are now common, with 128-bits for high-end game stations. The ability to process 128-bit words at a time makes these controllers very powerful indeed. It should be understood that since all conversations with the control unit of a computer are in binary language, the power and speed with which a computer operates is proportional to the ease with which it can handle large binary words. The ability to accumulate, store, operate upon, and output these very large binary words is achieved by assembling on a single chip massive arrays of the basic circuits and devices discussed in the previous chapter.

Summarizing, we can state that microcontrollers are single chip computers that can be used for small tasks such as dedicated control applications. A microprocessor is an integrated circuit that contains all the arithmetic, logic, and control circuitry to perform as the central processing unit of a computer, i.e., a complete CPU on a single IC chip. Adding memory to the chip and some input/output (I/O) ports, it becomes a computer-ona-chip. Adding external memory in the form of high-speed semiconductor chips (RAM and ROM) and peripherals such as hard disks and CD-ROM drives for storage of software programs, as well as various I/O devices such as monitors, keyboards, and mice, it becomes a microcomputer, of which the personal computer is the best example. PCs are low-cost machines that can perform most of the functions of larger computers but use software oriented toward easy, single-user applications. It is not worthwhile to make precise distinctions between types of computers in a rapidly changing environment as, for example, PCs and workstations can now perform tasks that seemingly only yesterday minicomputers and only mainframes could do.

#### 8.2.3 Communicating with a computer: Programming languages

Programming languages provide the link between human thought processes and the binary words of machine language that control computer actions, in other words, instructions written by a programmer that the computer can execute. A computer chip understands machine language only, that is, the language of 0's and 1's. Programming in machine language is incredibly slow and easily leads to errors. Assembly languages were developed that express elementary computer operations as mnemonics instead of numeric instructions. For example, to add two numbers, the instruction in assembly language is ADD. Even though programming in assembly language is time consuming, assembly language programs can be very efficient and should be used especially in applications where speed, access to all functions on board, and size of executable code are important. A program called an assembler is used to convert the application program written in assembly language to machine language. Although assembly language is much easier to use since the mnemonics make it immediately clear what is meant by a certain instruction, it must be pointed out that assembly language is coupled to the specific microprocessor. This is not the case for higher-level languages. Higher languages such as C/C++, JAVA, and scripting languages like Python, were developed to reduce programming time, which usually is the largest block of time consumed in developing new software. Even though such programs are not as efficient as programs written in assembly language, the savings in product development time when using a language such as C has reduced the use of assembly language programming to special situations where speed and access to all a computer's features is important. A compiler is used to convert a C program into the machine language of a particular type of microprocessor. A high-level language such as C is frequently used even in software for 8-bit controllers, and C++ and JAVA are often used in used in the design of software for 16-, 32-, and 64-bit microcontrollers.

Fig. 8.1 illustrates the translation of human thought to machine language by use of programming languages.

Single statements in a higher-level language, which is close to human thought expressions, can produce hundreds of machine instructions, whereas a single statement in the lower-level assembly language, whose symbolic code more closely resembles machine code, generally produces only one instruction.

Fig. 8.2 shows how a 16-bit processor would execute a simple 16-bit program to add the numbers in memory locations X, Y, and Z and store the sum in memory location D.




FIG. 8.1 Programming languages provide the link between human thought statements and the 0's and 1's of machine code which the computer can execute.

The first column shows the binary instructions in machine language. Symbolic instructions in assembly language, which have a nearly one-to-one correspondence with the machine language instructions, are shown in the next column. They are quite mnemonic and should be read as "Load the number at location X into the accumulator register; add the number at location Y to the number in the accumulator register; add the number at location Z to the number in the accumulator register; store the number in the accumulator register at location D." The accumulator register in a microcontroller is a special register where most of the arithmetic operations are performed. This series of assembly language statements, therefore, accomplishes the desired result. This sequence of assembly statements would be input to the assembler program that would translate them into the corresponding machine language (first column) needed by the computer. After assembly, the machine language program would be loaded into the machine and the program executed. Because programming in assembly language involves many more details and low-level details relating to the structure of the microcomputer, higher-level languages have been developed. FORTRAN (FOR-mula TRANslator) was one of the earlier and most widely used programming languages and employs algebraic symbols and formulas as program statements. Thus the familiar algebraic expression for adding numbers becomes a FOR-TRAN instruction; for example, the last column in Fig. 8.2 is the FORTRAN statement for adding the three numbers and is compiled into the set of corresponding machine language instructions of the first column.

Machine	Assembly	FORTRAN
language	language	language
instructions	instructions	instructions
0110 0011 0010 0001 0100 0011 0010 0010	LDA X ADA Y ADA Z STA D	D = X+ Y + Z

**FIG. 8.2** Three types of program instructions. Machine language gives instructions as 0's and 1's and is the only language that the computer understands. Assembly language is more concise but still very cumbersome when programming. A high-level language such as FORTRAN or C facilitates easy programming.

# 8.3 Elements of a computer

Fundamental building blocks for digital systems were considered in the previous chapter. We can treat logic gates as elementary blocks which in turn can be arranged into larger building blocks such as registers, counters, and adders, which are the fundamental components of the digital computer. A personal computer is basically the addition of memory, control circuitry, I/O devices, and a power supply to a microprocessor that acts as the CPU.<sup>2</sup> The basic computer architecture of a PC is given in Fig. 8.3. A discussion of each subsystem will now be given. For the subsystems that are more complex such as the CPU, a more detailed study will be given in subsequent sections.

In the construction of a modern computer, Fig. 8.3, the CPU, memory, clock circuits, and I/O interface circuits are placed on a single printed-circuit board, typically called the motherboard, main logic board, or system board. This board, which normally has extra sockets and expansion slots for additional memory and custom logic boards, is then placed in a housing which also contains a power supply, the hard drive, USB communication hubs, a CD-ROM drive, speakers, etc., and is then collectively known as the computer. In a computer such as a PC there is no need for an external bus as shown in Fig. 8.3, since the system is self-contained. An external bus, however, would be needed when the computer is used in a laboratory, for example, controlling or receiving data from instruments.

#### 8.3.1 The central processing unit

The CPU can be likened to a conductor in an orchestra; with the help of a clock it synchronizes the efforts of all the individual members of an orchestra. The CPU is the most complicated and mysterious of all the subsystems in a computer and frequently is referred to as its brains. Contained within the CPU is a set of registers, an arithmetic and logic unit




FIG. 8.3 The architecture of a digital computer. The keyboard, monitor, and so on that are connected by buses to the CPU are referred to as input/output devices or peripherals. The connection for any given peripheral is referred to as an I/O port.

<sup>2</sup>For purposes of this chapter we can assume CPU and microprocessor to mean the same thing.

(ALU), and a control unit as shown in Fig. 8.8b. These three sections of the CPU are connected by an internal bus within the CPU which may not neccessarily be the same width as the bus external to the CPU. Before running a program, the software for the program must first be fetched from storage (such as a hard disk) and installed in RAM. To execute a program, the microprocessor (CPU) successively transfers instruction codes from the external program memory (RAM) to an internal memory circuit (register) and executes these instructions. Registers are made up of high-speed CPU memory (small internal memory located on the CPU chip) and hold and store bytes between execution cycles of the computer. The calculating functions are accomplished by the ALU, which contains, at a minimum, an adder for two binary words. The addition of bytes is the most important task of the ALU since the functions of subtraction, multiplication, etc., can be carried out in terms of it. By means of the clock, the control unit synchronizes all the digital circuits in the CPU.

Instructions and data to and from a CPU are carried on a bus which is a set of electrical lines that interconnect components. These lines can be traces on a printed circuit board or parallel wires imbedded in a flat plastic ribbon. The number of wires in a bus determines how many bits of data the processor can read or write at the same time or how many bits of address information the processor can output at the same time. For example, a processor may have eight wires on its data bus, which means that the processor can read or write 8 bits, i.e., one byte, at a time. The size of the data bus is usually, but not always, related to the size of the integers that the processor works with. A processor that can perform arithmetic on 8-bit integers is called an 8-bit processor. More powerful processors run at faster clock speeds (execute instructions faster) and can handle larger words at a time, which means that such things as saving files and displaying graphics will be faster. The early Zilog Z80, an 8-bit CPU, had a 16-bit address bus and an 8-bit data bus; a 16-bit processor like the MC68000 has a 24-bit address bus and 16-bit data bus; a 32-bit processor like the 80386 has a 32-bit address bus and 32-bit data bus; and the Pentium (which is not called a 80586 because numbers cannot be trademarked) and the Power PC have 64-bit data and a 32-bit address busses. Intel Core and Xeon processors mostly use 64-bit and ARM processors use 32 and 64 bits.

Both data and address bus sizes continue to grow. Addresses of 32 bits can only reference 4 GB of memory.  $(2^{32} = 4,294,967,296)$  Recent PCs and laptops have memory with 8 GB, and that will likely continue to grow. Larger sized data buses can be used in interesting ways to increase the speed of many kinds of applications. For example, processors like the Sandy Bridge and Haswell chips introduced in 2011 and 2013, respectively, can apply the same instruction to multiple pieces of data, a technique called SIMD (Single Instruction Multiple Data). These are examples of a larger class of processor chips that have multiple CPUs, called cores, and can execute multiple instructions at the same time or apply the same instruction to multiple pieces of data. A 256 bit data bus, for example, could be used to load 8 32-bit floating point numbers into the CPU at the same time, after which 8 floating point multiplications could be performed at the same time. Applications such as digital signal processing and large-scale numerical analysis, which do apply the same operation repeatedly on sets of data, can operate at four or eight times the speed of single-operation processors.

#### 8.3.2 Clock

In Section 7.5 we showed that in order for sequential logic circuits to operate in an orderly fashion they were regulated by a clock signal. Similarly for a computer, the timing control is provided by an external clock (which can be built into the processor circuit or provided externally by, for example, a crystal oscillator circuit)<sup>3</sup> that produces a clock signal which looks like a square wave shown in Fig. 7.20b. This regular and steady signal can be considered the heartbeat of the system. All computer operations are synchronized by it. The square-wave clock signal provides two states (top and bottom of the pulse) and two edges (one rising, one falling) per period that are used in switching and timing various operations. Edge-triggering is preferred as this leads to devices with more accurate synchronization since edges are present only a short time in comparison with the tops or bottoms of pulses.

Each operation in a particular computer takes a number of clock cycles. For example, the low-end microcontroller 8052 requires 12 clock cycles to access data in external memory. The Motorola 68040, on the other hand, requires three of its bus clock (BCLK) cycles to access external memory and possibly more to access words and long words that are not aligned properly. The 8052 requires six clock cycles to fetch an instruction and 6 more to execute it. In many computers, the operations are overlapped for sequences of instructions. For example, in the 8052 the fetch cycle of the next instruction can be done at the same time the execution phase of the first instruction occurs; this is because the execution phase happens completely inside the CPU of the computer and so does not interfere with the fetching of the next instruction from memory (Fig. 8.4). If an instruction requires operands from external memory, additional memory fetch cycles are required after the instruction itself has been fetched. Complex instructions, like multiply and divide can require extra execution cycles. Processor speed is usually stated in millions of clock cycles per second, or megahertz (MHz) or more recently in billions of clock cycles per second, or gigahertz (GHz). No instruction can take less than one clock cycle-if the processor completes the instruction before the cycle is over, the processor must wait. Common processors operate at speeds from 8 to 1000 MHz (1 GHz). At 8 MHz, each clock cycle lasts 0.125 millionths of a second  $(0.125 \,\mu s)$ ; at 100 MHz,  $0.01/\mu s$ ; and at 300 MHz,  $0.0033/\mu s = 3.3 \text{ ns}$  (nanoseconds).

In addition to raw megahertz speed, smart design augments the newest processors' capabilities. These processors contain a group of circuits that can work on several instructions at the same time—similar to a factory that has several assembly lines running at the same time. The more instructions a processor can work on at once, the faster it runs. The Motorola 68040 microprocessor, for example, can work on six instructions at once. The older 68030 is limited to four. That is why a computer with a 25 MHz 68040 is faster than one with a 25 MHz 68030.

<sup>&</sup>lt;sup>3</sup>A crystal oscillator is a thin, encapsulated vibrating piezoelectric disk which generates a precise sinusoidal signal. By some additional circuitry, this signal is shaped into the desired square wave and is made available to all circuits of the computer. The crystal is typically external to the CPU and is located somewhere on the motherboard.




FIG. 8.4 A CPU instruction cycle.

#### 8.3.3 RAM

Random access memory is an array of memory registers in which data can be stored and retrieved; it is short-term memory and is sometimes called read-write memory. It is memory that is external to the microprocessor, usually in the form of a bank of semiconductor chips on the motherboard (logic board) to which the user can add extra memory by purchasing additional chips. RAM is volatile, meaning that it is a storage medium in which information is a set of easily changed electrical patterns which are lost if power is turned off because the electricity to maintain the patterns is then lost.<sup>4</sup> For this reason disk drives (hard drives, CDs, etc.) or flash memory sticks which have the advantage of retaining the information stored on them even when the computer is off are used for permanent storage. Disks, for example, can do this because they store information magnetically, not electrically, using audio and video tape technology which lays down the information as a sequence of tiny permanent magnets on magnetic tape. The downside of disk storage is that it is many orders of magnitude slower in transfer of information than RAM is (typically 1 ns for RAM and 10 ms for hard disks). Hence, if disk storage has to be used when working with an application program in which information and data are fetched from memory, processed, and then temporarily stored, and this cycle is repeated over and over during execution of a program, one can see that the program would run terribly slow. It is precisely for this reason that high-speed RAM is used during execution of a program and is therefore referred to as the main memory. The slower disk storage is referred to as secondary memory.

Virtual memory is a clever technique of using secondary memory such as disks to extend the apparent size of main memory (RAM). It is a technique for managing a limited amount of main memory and a generally much larger amount of lower-speed, secondary memory in such a way that the distinction is largely transparent to a computer user. Virtual memory is implemented by employing a *memory management unit* (MMU) which

<sup>&</sup>lt;sup>4</sup>RAM chips store data in rows and columns in an array of transistors and capacitors and use a memorycontroller circuit to retrieve information located at specific addresses. The chips must be constantly refreshed with electrical pulses to keep the charges current.

identifies what data are to be sent from disk to RAM and the means of swapping segments of the program and data from disk to RAM. Practically all modern operating systems use virtual memory, which does not appreciably slow the computer but allows it to run much larger programs with a limited amount of RAM.

A typical use of a computer is as follows: suppose a report is to be typed. Wordprocessing software which is permanently stored on the hard disk of a computer is located and invoked by clicking on its icon, which loads the program from hard disk into RAM. The word-processing program is executed from RAM, allowing the user to type and correct the report (while periodically saving the unfinished report to hard disk). When the computer is turned off, the contents of the RAM is lost—so if the report was not saved to permanent memory, it is lost forever. Since software resides in RAM during execution, the more memory, the more things one is able to do. Also—equivalently—since RAM is the temporary storage area where the computer "thinks," it usually is advantageous to have as much RAM memory as possible. Too little RAM can cause the software to run frustratingly slow and the computer to freeze if not enough memory is available for temporary storage as the software program executes. Laptops nowadays require at least 4 gigabytes (GB) of RAM and for better performance 8 or even 16 gigabytes of RAM. Typical access times for RAM are under 1 ns. If a CPU specifies 1 ns memory, it can usually work with faster chips. If a slower memory chip is used without additional circuitry to make the processor wait, the processor will not receive proper instruction and data bytes and will therefore not work properly.

In the 1980s capacities of RAMs and ROMs were  $1 \text{ M} \times 1$  bit (1-megabit chip) and 16 K  $\times$  8-bit, respectively, and in the mid-1990s 64 M  $\times$  1-bit chips became available. Memory arrays are constructed out of such chips and are used to develop different word-width memories; for example, 64 MB of memory would use eight 64 M  $\times$  1-bit chips on a single plug-in board. A popular memory size is 16 MB, consisting of eight 16-megabit chips. (Composite RAM, which has too many chips on a memory board, tends to be less reliable. For example, a 16 MB of composite RAM might consist of 32, 4-megabit chips, while an arrangement with eight, 16-megabit chips would be preferable.) The size of memory word width has increased over the years from 8 to 16, 32, and now 64 bits in order to work with advanced CPUs which can process larger words at a time. The more bits a processor can handle at one time, the faster it can work; in other words, the inherent inefficiencies of the binary system can be overcome by raw processing power. That is why newer computers use at least 32-bit processors, not 16-bit processors. And by processing 32 bits at a time, the computer can handle more complex tasks than it can when processing 16 bits at a time. A 32-bit number can have a value between 0 and 4,294,967,295. Compare that to a 16-bit number's range of 0–65,535, and one sees why calculations that involve lots of data—everything from tabulating a national census count to modeling flow over an airplane wing or displaying the millions of color pixels (points of light) in a realistic image on a large screen—need 32-bit processors and are even more efficient with 64-bit processors. A simple  $16 \times 8$ -bit memory array is shown in Fig. 8.5.




FIG. 8.5 The interface between the CPU and RAM.

#### 8.3.4 ROM

Non-volatile memory is memory that retains its values even when power is removed. Earlier forms of non-volatile memory included various forms of read-only memory (ROM). The data in these memory circuits were either fabricated directly onto the circuit during the production process (ROM circuits) or programmed into the circuit by special devices (EPROMS, EEPROMS—(electrically) erasable programmable read-only memories). Current non-volatile memories use flash technology and can be written "in circuit," that is, written during the ordinary operation of the computer just like RAM. However, writing to flash memory devices is much slower than writing to ordinary RAM and must often be done in blocks rather than one byte at a time. Also, the number of write-erase cycles is limited, currently limited to typically 100,000 before the circuit begins to deteriorate.

A common use for non-volatile memory is to hold the instructions first executed when the computer is turned on. These instructions are referred to as the boot code. When the computer is first turned on, the RAM is "empty," that is, it has random bits. The computer executes the boot code from the non-volatile memory. The boot code initializes various registers in the CPU and then searches the hard drive or CD drive for the rest of the operating system. It loads the primary part of the operating system into RAM and begins executing the OS code. Only at this point can the user request applications to be run.

#### 8.3.5 Interfaces

A glance at the basic architecture of a digital computer, Fig. 8.3, shows that after considering the clock, ROM, and RAM, which are the nearest and most essential components to

the CPU, the remaining items are the internal and external peripherals. Common to these peripherals are interfaces. These are positioned between the peripherals and the CPU. For example, the disk drive, typically an internal component, requires a disk controller interface to properly communicate with the CPU, as is the case for external components such as the keyboard, monitor, printer, and mouse. Why is an interface needed at the point of meeting between the computer and a peripheral device? An analogous situation exists when a German-speaking tourist crosses into France and finds that communication stops, and can only resume if an interface in the form of translator or interpreter is available. The need for special communication links between the CPU and peripherals can be summarized as follows:

- (a) Since many peripherals are electromechanical devices, a conversion of signals is needed for the CPU, which is an electronic device.
- (b) Electromechanical devices are typically analog, whereas CPUs are digital.
- (c) To represent the 0's and 1's, the CPU data bus uses fixed voltages (0 and 5 V, or 0 and 3.3 V). Peripherals most likely use other voltage levels or even nonelectrical signals such as optical ones.
- (d) The data transfer rates of peripherals are typically slower than the transfer rate of the CPU. For proper data communication, synchronization and matching of transmission speeds is required, and is accomplished by an interface.
- (e) A given microprocessor has a fixed number of bus lines which can differ from that used in peripherals.
- (f) Peripherals and CPUs can use different data codes because there are many ways to encode a signal: serial, parallel, different bit size for the words, etc.

The matching or interfacing between the CPU and peripherals is usually in terms of hardware circuits (interface cards). For example, a disk drive is matched to the CPU by a disk controller card, which is a circuit board with the necessary control and memory chips to perform the interfacing; one of the interfaces for connecting a computer to the Internet is an Ethernet card which is placed in one of the free expansion slots of the computer. In addition to hardware, the interface between the CPU and peripherals can also include software (emulation programs). There are trade-offs between hardware and software. If hardware is used for the interface, the advantage is speed, whereas the disadvantages are cost and inflexibility. The advantage of software is versatility, whereas its main disadvantage is its slow speed.

In Fig. 7.32 a 1-bit memory cell is shown, and Fig. 7.33 shows how such single memory cells are used to form a  $4 \times 4$ -bit RAM. Combining this with the decoder of Fig. 7.34, it is now straightforward to show a CPU–RAM interface. For simplicity a  $16 \times 8$ -bit memory array is shown interfacing with a CPU in Fig. 8.5. The  $16 \times 8$ -bit array is formed from eight  $16 \times 1$ -bit memory chips. The various memory locations are accessed via the address bus, and the contents of each memory location are transferred over the data bus. Ready is a handshake signal from the memory to the CPU which indicates that the desired memory location has been accessed, its contents are stable, and the next operation can proceed.

It is an asynchronous interface signal not directly related to the system clock. The read and write control signals on the R/W bus control the memory operation in progress at any time. Even though it appears that the CPU–RAM interface consists of connecting wires only, and therefore is not shown as a separate block in Fig. 8.3, it can be more complicated, including buffers and gates.

## 8.3.6 Interrupts

When the computer is communicating with peripherals that have a low data speed such as the keyboard, the much faster computer has to wait for the data to come from these devices. To avoid unnecessary waiting, the CPU is designed with special interrupt inputs which allow the processor to carry out its normal functions, only responding to I/O devices when there are data to respond to. On receipt of an interrupt, the CPU suspends its current operation and responds to the I/O request; that is, it identifies the interrupting device, jumps ("vectors") to a program to handle it, and performs the communication with it, which may be acquisition of new data or execution of a special program. After the interrupt routine is completed, the CPU returns to the execution of the program that was running at the time of the interrupt. This is an efficient procedure in the sense that the processor communicates with devices only when they are ready to do so rather than have the processor continually asking I/O devices whether they have any data available.

An interrupt interface is not explicitly shown in Fig. 8.3 but is assumed to be part of the interface block between each I/O device and the CPU. There are other features of interrupts, as, for example, the priority interrupt: a typical computer has a number of I/O, devices attached to it with each device being able to originate an interrupt request. The first task of the interrupt system is to identify the source of the interrupt and, if several sources request service simultaneously, decide which is to be serviced first.

## 8.3.7 The three buses

The remaining subsystem of a computer that we need to consider are the three buses, shown in Fig. 8.3, that run from the CPU, and connect together all subsystems, both internal and external (keyboard, monitor, etc.). These are parallel buses, consisting of parallel wires, allowing for parallel transfer of data (see bus discussion, p. 285). For example, if a word were a byte long (8 bits long) and needed to be transferred from memory to the CPU, then the data bus would consist of eight parallel wires with each wire carrying a specific bit. A parallel-wire bus makes it possible for all 8 bits stored in a specific memory location to be read simultaneously in one instant of time. This is the fastest way to transfer data between the CPU and peripherals, and since speed in a computer is extremely important, parallel transfer of data inside a computer is invariably used. Serial transfer of data, which takes a byte and transmits each bit one at a time over a single wire, is much slower and is used in links where stringing eight wires would be prohibitively expensive, for example, when interconnecting remote computers by telephone modems. In a typical computer, both serial and parallel ports are provided for communication interface with the outside world.




FIG. 8.6 (a) All subsystems or units are connected in parallel to the bus, thus reducing the number of interconnections, (b) a tristate logic circuit showing high impedance when control is low (0 or off) and low impedance when C is high (1 or on).

The *address bus* carries the location in memory where data are to be found or placed (read or written). Addresses are binary coded, meaning that with a 16-bit address bus (16 parallel wires),  $2^{16} = 65,536$  locations can be selected. The address bus is a unidirectional line in the sense that information flows from the CPU to memory or to any of the I/O peripherals.

The *control bus* carries instructions when the CPU requires interactions with a subsystem, turning on the subsystem of interest and turning off other subsystems. Clock pulses, binary signals to initiate input or output, binary signals to set memory for reading and writing, binary signals to request services by means of interrupts, bus arbitration to determine who gets control of the bus in case of conflict, etc., are carried on the control bus. Individual lines may be bidirectional, that is, data flow may be going in both directions to the CPU and the subsystem, or unidirectional, going only to the CPU or the subsystem.

The *data bus*,<sup>5</sup> usually the widest bus in modern computers (64 bits or larger in workstations), carries the program instructions and transfers data between memory, I/O devices, and the CPU. The data bus is bidirectional as it is used for sending and receiving of data.

The bus system solves a difficult computer problem. The number of internal connections in a complicated electronic circuit such as a computer would be tremendous—it would be unacceptably high if made in the conventional way. The bus is a completely different connection structure. All circuits or systems intended to communicate with each other are connected in parallel to the bus as shown in Fig. 8.6a or Fig. 8.3 with the

<sup>&</sup>lt;sup>5</sup>Frequently, the data-carrying bus internal to the microprocessor—the processor path—is referred to as the data bus, while external to the CPU it is called the I/O bus. The bit width (word size) of the processor path is the number of bits that the processor is designed to process at one time. Processor bit width typically is equal to or less than the external data path. For example, a Pentium computer is usually characterized as a 64-bit computer because the external I/O bus is 64 bits wide. However, the internal processor path for a Pentium is 32 bits. Hence, the larger amount of data carried by the I/O bus must que up to the CPU for processing. Thus, the larger the data path, the more data can be queued up to be immediately processed. On processors with internal cache memory, the data path between the cache and processing unit is the same as the processor path.

information flow time-multiplexed to allow different units to use the same bus at different times. With such an arrangement it is easy to add or remove units without changing the structure of the overall system. For example, it is straightforward to add additional memory, a network interface card, or a CD-ROM drive to a computer. Data reception can take place by all the connected systems at the same time because each has a high input impedance. That is, each system on the bus will see all of the data placed on the data bus lines. However, the data on the data bus are usually intended for a specific unit with a particular address. The address bus then determines if the available information is to be processed or ignored. If the address of a unit matches that on the address bus, the data are provided to that unit with the remaining units not enabled. Transmission of data, however, is restricted to only one transmitting system or unit at a time. The transmitting unit is enabled when it assumes a low output impedance. Fig. 8.6b shows how the CPU and the control bus determine a high and low impedance—each line is driven with a tristate logic device (true, false, and hi-Z) with all drivers remaining in the disconnected state (hi-Z, meaning high impedance) until one is specifically enabled by a properly addressed control signal.

Even though the bus structure offers a high degree of flexibility, it has a disadvantage in the sense that only one word at a time can be transmitted along the bus. However, another further advantage is that a computer system can be readily extended by expanding its bus. This is done by designing and building computers with several onboard expansion slots which are connected to the bus. A user can now expand the basic system beyond its original capabilities simply by adding plug-in boards into its expansion slots. There are numerous boards available for the personal computer—in fact many plug-in boards far exceed the host computer in terms of power and sophistication.

A critical issue in the PC market is the type of expansion bus architecture. As stated before, the "wider" the bus, the faster one is able to do things like save files and display graphics. Hence, along with processor speed, the bus type helps determine the computer's overall speed. The most common PC bus architectures are the 16-bit ISA (Industry Standard Architecture), the 32-bit VLB (VESA local bus), and the most recent, 64-bit PCI (Peripheral Component Interconnect). PCI is a high-performance expansion bus architecture that was originally developed by Intel to replace the traditional ISA and EISA (Enhanced Industry Standard Architecture) buses found in many 8086-based PCs. The fast PCI bus is used for peripherals that need fast access to the CPU, memory, and other peripherals. For fastest performance, the choice would be a PC with a PCI bus, although a versatile PC should include some ISA expansion slots as well as PCI expansion slots. A PC with the older ISA bus architecture is acceptable as PCI is backward-compatible (PCI cards fit in ISA slots). Newer Macintosh computers use the PCI bus running at 33 MHz with a maximum throughput of 132 MB per second, whereas older Macintoshes used the NuBus, which is a 32-bit data bus, 32-bit address bus running synchronously at 10 MHz with a maximum throughput of 40 MBps.

Bus speeds must constantly improve to keep pace with ever-increasing microprocessor speeds. High-end computers have CPUs that run at gigahertz rates with bus speeds that

run at 200 MHz. Because the speed of a bus affects the transfer of bits, a faster bus means faster transfer of information in and from the CPU. A bus relies on its own internal clock, which may be slower than the CPU clock. Slow bus clocks affect the rate at which instructions are executed. Because buses cannot bring instructions to the CPU as quickly as the CPU can execute them, a bottleneck is created on the way to and from the CPU, causing CPU delays in instruction execution. Graphics-intensive programs require high bandwidth. Recall that bandwidth is the amount of data that can be transmitted in a certain period of time. Thus graphics can create bottlenecks and would benefit the most from a fast bus. The *accelerated graphics port* (AGP) is a new fast bus which runs between the graphics controller card and main RAM memory and was developed and is dedicated to graphics. The function of this additional bus is to relieve the main bus from carrying high-bandwidth graphics, with the result that data traffic on the main bus is reduced, thus increasing its throughput.

Ports are physical connections on a computer through which input or output devices (peripherals) communicate with the computer (PC). Connections to peripherals can be serial or parallel, although relatively few off-the-shelf devices use parallel interface nowadays. Common devices, such as keyboards, mice, and printers, use the USB serial interface. Some specialized equipment, such as lab equipment that will be used with workstations, has parallel interfaces. In serial communication the bits are sent one by one over a single wire, which is slow, cheap (single wire), and reliable over long distances. In parallel communication all bits of a character are sent simultaneously, which is fast, expensive, (every bit has its own wire-16 wires for a 2-byte character, for example), and not as reliable over long distances. However, inside a computer where distances are short, parallel communication with multiwire buses (which resemble belts) is very reliable. Typically an interface card (video, disk drive, etc.) plugs into the motherboard. The card contains a port into which an external device plugs into and thereby allows the external device to communicate with the motherboard. For example, SCSI (Small Computer System Interface) is an interface that uses parallel communication to connect numerous devices (by daisy-chaining) to a single port. SCSI needs a fast bus and is usually plugged into the PCI bus. Another parallel interface is IDE; it is used to connect hard disks and CD-ROM and DVD drives. As already mentioned, a PC uses ISA and PCI bus architecture, with PCI the newer and faster bus. The capability of SCSI to link many peripherals was combined with the speed of the PCI bus to develop two new buses. USB (Universal Serial Bus) is used for mediumspeed devices with transfer rates in the range 12 Mbps to over 400Mbps in the USB 3 Super Speed protocol. It can link 127 devices to a single USB port. The second bus is Firewire (IEEE 1394). It is a very fast serial bus that can transfer large amounts of data with a transfer rate of 400 Mbps and can connect 63 devices. It is typically used for video and other high-speed peripherals. Both newer buses support *plug-and-play*, which is a user-friendly technology that requires little set up effort by the user: the PC identifies a new device when plugged in and configures it, and the new device can be added while the PC is running.

# 8.3.8 The peripherals: Hard drive, keyboard, monitor, and network communications

The combination of the peripherals interconnected by the three buses with the CPU and memory is what constitutes a computer.

The media commonly used for storing very large amounts of data are CD-ROM, DVD, and hard drive. CD-ROM and DVD store information optically and can be inserted into and removed from the CD/DVD drive. This makes these media especially suited for storing audio and video files. Many companies that sell software or provide software for their devices provide the software on these kinds of media; the software is then installed in the computer when the CD disk is plugged into the computer's CD drive. The hard disk (also known as the hard drive or disk drive) is the permanent storage space for the operating system, programs, configuration files, data files, etc. Obviously, the larger the drive, the more files it can store. New machines come with drives typically at least 1 TB (terabyte). Operating system software, such as Windows, can take 15–30 GB (gigabytes) of this space. Typical word processing software can easily take another gigabyte, and typical network software and internet access software yet another gigabyte. There should also be space for virtual memory swapping of the RAM, which may be 4, 8, or 16 GB.

#### Hard drives

*Hard drives* are usually not removable from the computer. The disks are made of metal, and their rigidity allows them to spin at speeds of 1700 rpm or more. To store information on the disk the processor transfers the data from the memory to a special circuit called a disk controller. The disk controller, in turn, handles the transfer of the data to the physical disk drive. Inside the disk drive, a current flows through a tiny electromagnet called a read–write head, which floats above the magnetic coating of a rotating disk. Most disk drives have two heads, one for each side of the disk. The variations in the current going through the head set the orientation of magnetic particles in the coating. The pattern of information—which is laid down as a sequence of tiny permanent magnets in the coating—encodes the data.

When the drive retrieves information, the differently oriented magnetic particles induce a changing electrical current in the read–write head. The drive's circuitry converts the changing current into digital signals that the logic board can store in its memory.

The drive arranges recorded information on the disk in concentric bands called tracks; each track is divided into consecutive sectors.<sup>6</sup> To position the read–write

<sup>6</sup>The magnetic coating of a disk, after manufacture, is a random magnetic surface, meaning that the tiny magnets that exist on the surface have their north–south poles arranged in a random pattern. During initializing or formatting of a disk, the read–write head writes the original tracks and sector information on the surface and checks to determine whether data can be written and read from each sector. If any sectors are found to be bad, that is, incapable of being used, then they are marked as being defective so their use can be avoided by the operating system.

heads over a specific track, a *stepper motor* turns a precise amount left or right. This circular motion of the stepper is converted to back–and–forth motion by a worm gear attached to the head assembly. A flat motor spins the disk platter at a specific speed, so that information passes by the read–write heads at a known rate. With the heads positioned over the track requested by the logic board, the drive circuitry waits for the requested section to come around and then begins transferring information. Data can be transferred at rates of tens of megabytes per second, but because of the complex addressing which is mechanically performed, it takes on the order of 10 ms to reach the data. Compare that with a few ns access time of semiconductor RAM.

A file transferred to a disk consists of a directory entry and data. The data are all the programs and documents stored on your disk. The directory is an index that contains the name, location, and size of each file or subdirectory and the size and location of the available space on the disk. The reason why deleted files can sometimes be recovered is that when deleting, only parts of the directory entry are erased with the data remaining intact. If a subsequently placed file does not override data of the deleted file, it usually can be recovered.

## Keyboards

Pressing and releasing keys actuates switches under the keys. A microcontroller inside the keyboard continuously looks for switch transitions, such as a key press or key release, and sends numeric transition codes to the logic board, identifying the keys you press and release. The system software translates the transition codes to character codes, such as ASCII (American Standard Code for Information Interchange).

#### Computer monitor

The monitor displays the visual information to be presented to the user. (Most computers nowadays also have audio output for music and voice presentation of information. The technology for this is essentially the same as for any audio system.) Originally the computer monitor was a cathode ray tube (CRT). The development of laptop computers required the development of an alternative display that was less bulky and consumed less power than CRT monitors, and the LCD display was developed and continuously improved. By 2000 the LCD display had become price competitive with CRTs, and the CRT computer monitor disappeared.

A typical computer monitor LCD panel is organized as a matrix of small dots, called pixels. In a color LCD panel each pixel is further divided into three sub-pixels, one for each of red, green, and blue. For example, in a  $1920 \times 1080$  color monitor there are 1920\*1080\*3 = 6,220,800 sub-pixels. The panel is composed of a glass panel filled with liquid crystal material and two transparent polarized filters, one on each side of the glass (see Fig. 8.7.a). Polarization means that the filter allows only light that is vibrating in a

particular direction to pass through, like polarized sunglasses. The two filters have polarizations that are orthogonal, for example one being polarized in the horizontal direction and the other in the vertical direction. The liquid crystal material is embedded in the glass at each pixel. Tiny wires are etched on each filter, in the vertical direction on one filter plate and in the horizontal direction on the other filter plate. In our example of a 1920 × 1080 display, one filter plate would have 1080 wires ( $1080 \times 3$  for a color monitor) and the other 1920 wires. The points at which these wires cross are the pixels (or sub-pixels in a color display). In most computer monitors a thin-film transistor along with a tiny capacitor is etched onto one of the filter plates at each pixel or red/green/blue (RGB) sub-pixel. Finally, because the crystal material does not emit light itself, the LCD panel includes a backlight, typically an LED light source plus diffusion mechanism to provide a uniform back light across the entire panel. (So-called passive LCD displays do not have




FIG. 8.7 (a) Structure of a typical LCD panel. (b) Cross sections of one pixel showing rotation of light waves.

Continued




FIG. 8.7, Cont'd (c) Cross sections of one pixel showing lack of rotation of light waves. (d) Writing one row of pixels.

backlighting and therefore cannot be seen unless there is other ambient light. Passive displays can be used for watches and other products that are normally only used in lighted environments.)

LCD displays work by allowing or blocking transmission of light from the backlight source through the pair of transparent polarized filters. The crystal material in its

unexcited state has the form of a helix. It is placed between the two polarized filters so that in this unexcited state light waves entering the back side are rotated 90 degrees. If the back filter is polarized to allow vertical light waves through, these light waves after 90 degrees rotation would be vibrating in the horizontal direction. The front filter, being polarized in the horizontal direction, would allow them through (see Fig. 8.7b). That pixel would then be lighted, i.e., visible to the human eye. If a voltage is applied across the pixel point, the crystal material unwinds, the amount of unwinding dependent on the applied voltage. In this case, vertically vibrating light waves passing through the back filter will not be rotated the full 90 degrees, and therefore not as much light will pass through the front filter (see Fig. 8.7c). That pixel will appear darker. Information is written to the display by setting the voltage level at each pixel. The darker a pixel is supposed to appear, the higher the voltage applied to that pixel. The capacitor stores any charge at the desired voltage level needed for its pixel until that row of the display is refreshed. Writing usually proceeds row by row. The line for one row is activated, and at the same time all the wires for the columns are set to the voltage levels required for the pixels along the selected row. Thus, each capacitor along that row receives the charge it needs for its own pixel, and all the capacitors along the selected row are set simultaneously (see Fig. 8.7d). For example, in Fig. 8.7d, pixel c receives no charge. So its capacitor is not charged, the crystal material is not excited, and the pixel shines brightly. The capacitor at pixel a, on the other hand, receives a large charge. Its capacitor provides a large voltage, the material is greatly excited, and light does not shine through the front filter. This pixel appears dark. Pixel b shows a situation in which a moderate voltage is set into the capacitor. For this pixel the material is moderately excited, and some light does shine through the front filter. After the information for one row has been written the wire for the next row is activated, and so on.

There are several important properties to be considered for LCD displays in general and computer monitors in particular. Obviously the overall size of the display is important. For most laptops the size is limited to 13–15 in. because of the size limitations of laptops themselves. Desktop computers can have displays much larger, and modern TVs of 60 in. or more are common. Resolution, or how many pixels per square inch, is also important. Higher resolution usually (but not always) means better image quality. Resolution is also often specified by giving the number of rows and columns in the display. A typical laptop monitor might have a  $1080 \times 1920$  monitor. Most computer monitors have a refresh rate of 30 frames per second. That means the image on the display is rewritten 30 times each second. This is sufficient for most computer applications, including typical video. (By comparison, the frame rate for film is 24 frames per second.) Some video games and special graphics applications require higher rates. Depending on the actual technology used, some LCD panels suffer image degradation when viewed at an angle. Most LCD computer monitors use 18-bit color representation, using 6 bits for each of red, green, and blue. That means each color component of each pixel can have 64 levels of strength. While this is somewhat less than so-called true color, which uses 8 bits per RGB component, it is more than sufficient for ordinary use.

## Networking connectivity

Connectivity to the internet and to other computers in a local network is a crucial part of modern computing. Because of the distances involved (many meters up to many miles or more) parallel transmission of data is not feasible because it would require too many wires. Moreover, the transmission must match the physical and data organization requirements of the networks to which the computer is connected. Special circuitry is included in modern computers to transform data from the computer into serial signals that can be sent out to other devices. In the early days, internet connectivity was mostly over phone lines, with special devices called modems translating signals between the computer bus and the phone line. The most commonly used techniques nowadays are wired connections for relatively short (e.g., within the same floor in a building) distances, wifi/radio for both short and long distances, and fiber-optic cable for very high-speed communication over long distances. Most laptop and desktop computers include circuitry for the first two of these.

Wired connectivity is handled by a Network Interconnection Card (NIC). A NIC includes all the circuitry needed to store incoming and outgoing messages, translate outgoing bytes into serial form, translate incoming serial signals to bytes, and generate or receive the appropriate voltages on the wires in the cable. The NIC also provides a socket into which the cable can be plugged. In almost all cases this is an Ethernet socket. Ethernet cables can carry up to eight wires organized as four pairs. Each pair carries one signal in positive and one in negative form (differential drive). The typical Ethernet cable used for most connections uses only two of the four pairs—one for transmission and one for reception. There are two types of cables crossover cables and straight-through cables. In crossover cables the transmit pins at one end are connected to the receive pins and at the other end. This would be necessary when the cable connects two computers. When computer A transmits to computer B, B must get the signal on its receive pin. In straight-through cables, the receive pins at the two ends are connected. Devices, like hubs and switches and repeaters, that connect the computer to the internet or that relay the signal to points further away, expect straight-through wiring. Speeds up to 1 Gbit/s (1 gigabit per second) are common as of the writing of this edition. The typical NIC used in laptop and desktop computers provides services at layer 1 (physical layer) and layer 2 (data-link layer) of the OSI network model.

Wireless connectivity is handled by special circuitry that performs similar operations except that the transmission and reception are by radio signal using frequency ranges dedicated to networking rather than wired signal. For general connectivity to the internet, general wifi radio signals are used. However, there are also several special wireless protocols designed specifically for connecting computers to nearby (less than a foot to up to 50 or so feet) devices such as wireless mice and headphones. The two main protocols of this type are Bluetooth and Zigbee. A recent addition to these is ipv6LowPAN, designed to be compatible with the newer ipv6 internet protocol at very low power consumption.

## 8.3.9 Connection to external devices

The ability to connect the computer with devices outside the computer is an important feature. Common devices include printers, memory sticks, projectors for lecture

presentation, external mice for laptops, and many others. In engineering, lab and test equipment is often connected to computers, which can then collect and analyze data and even control the testing process. In the early days of computing these connections were made typically in one of two ways. The computer's bus, as described in Section 8.3.7, could be made available to the outside through standard bus extensions, such as the PCI bus. This method provided high-speed access to the device outside the computer. Alternatively, the external equipment could include the standard parallel printer interface and be connected to the computer through its standard printer port. This method was slower but still suitable for many kinds of external equipment. During the period 1970 through 2000, external equipment was provided with serial communication ability and could be connected to the computer through the standard RS232 port. Equipment that required higher speeds used newer parallel interfaces, such as the IEEE-488 bus or the SCSI bus. Since 2010 these have almost all disappeared in favor of the newer very high-speed connections such as USB and HDMI. Newer laptops no longer have parallel ports or RS232 ports.

USB (Universal Serial Bus) was first introduced in 1996. It has undergone several revisions and extensions that allow transmission over longer distances and at much higher speeds than the first version. USB 3.2, released in 2017, can transmit data at speeds up to 20 Gbit/s. USB was meant to connect computers to their peripheral devices, such as disks, keyboards, and mice. Cable length was not an important consideration, and USB cables are limited to 3-5 m depending on the speed of transmission. USB is an asynchronous serial protocol in which data is transmitted using differential drive. A USB A/B cable has four wires—GND, Vcc, D+, and D-. Cables for the later ultra-high speed versions have additional wires for high-speed transmit and receive. USB is a point-to-point protocol. A host device (normally the computer) connects through a USB cable to a device at the other end of the cable. (By contrast, some serial protocols, such as IIC and CAN, allow many devices to attach to the bus and any number of them to act as host at different times.) The other device can be an USB hub, which splits the connection and allows connection to several devices further down the chain. The structure is like a tree, with the host (the computer) as the root of the tree. All USB bus activity is initiated by the host.


HDMI (High Definition Multimedia Interface) was introduced in 2002 to provide a standard connector for the transmission of video and audio data. Like USB it has undergone several revisions. HDMI 2.1, introduced in 2017, has data speeds up to 48 Gbit/s. HDMI cables are limited to 10–13 m due to practical considerations such as signal attenuation, but several companies offer repeater boxes that retransmit an incoming signal to an outgoing port. The HDMI cable itself contains power and GND wires, a pair of wires used for IIC serial transmission, another wire used for special audio transmissions, and four sets of data bundles. Each bundle is a shielded differential drive pair; thus, each bundle has three connections—the shield, positive data, and negative data. Type B cables contain two additional data bundles. Each data bundle is dedicated to a specific type of information related to the video and audio information being transmitted. For example,

one is a dedicated clock, another is dedicated to display data, and a third provided for controlling multiple electronic devices with a single remote. HDMI ports on computers are mainly used for transmission of video/audio data from the computer to external devices like projectors, camcorders, and HDTVs. The HDMI standards define protocols for a large number of video/audio related functionalities, such as 3D video, lip-synch, multiple audio channels, and many more. The HDMI port would not typically be used for interface to non-video type lab equipment.

## 8.4 The CPU

In this section we will examine the CPU in greater detail. Typically, the CPU chip is the largest on the motherboard, usually square in shape, and about 1 in. by 1 in. as illustrated in Fig. 8.8a. Figure 8.8b shows the main components that make up the CPU of Fig. 8.3. In Fig. 8.3 the CPU box was intentionally left blank as the emphasis in that figure was on the bus structure and the I/O devices connected to it. Registers are high-speed memory used in a CPU for temporary storage of small amounts of data (or intermittent results) during processing and vary in number for different CPUs. In addition to the ALU (arithmetic and logic unit), registers, and the control unit, a CPU has its own bus system (the internal bus) which connects these units together and also connects to the external bus. The bus system shown in Fig. 8.3 is therefore an external bus (also known as the I/O bus) and is typically wider than the internal CPU bus, which only needs to carry operations that are always well-defined (see footnote 9 on p. 292).

As already pointed out in Fig. 8.4, *a microprocessor is essentially a programmable sequential logic circuit*, with all operations occurring under the control of a system clock. The CPU clock regulates the speed of the processor and it synchronizes all the parts of



**FIG. 8.8** (a) Sketch of a typical CPU chip, (b) the main components of a CPU and (c) a simplified diagram of a microprocessor. (Note that the distinction between a CPU and a microprocessor is vague. Normally, a CPU is considered to be a subset of a microprocessor; also a microprocessor is assumed to have more RAM available to it.)

the PC. The general mode of operation follows a rather simple pattern. Instructions are fetched one at a time from memory and passed to the control unit for subsequent decoding and execution. The fetch–decode–execute sequence, however, is fundamental to computer operation. Hence, the CPU contains storage elements (registers) and computational circuitry within the ALU which at minimum should be able to add two binary words. To perform these functions, the CPU needs instruction-decoding as well as control and timing circuitry. These units, interconnected by the internal bus, are shown in Fig. 8.8c.

Summarizing, we can state that the primary functions of a CPU are:

- (a) fetch–decode–execute program instructions
- (b) transfer data to and from memory and to and from I/O (input/output) devices
- (c) provide timing and control signals for the entire system and respond to external interrupts

When executing a program, the CPU successively transfers the instruction codes from the program memory<sup>7</sup> to an internal memory register and executes the instructions. In Fig. 8.8c, this is accomplished by sequentially loading the *instruction register* with instruction words from the program memory. The translation of the coded words, which are strings of 0's and 1's, to a real operation by the CPU is performed by the *instruction decoder* and the *control unit*. The instruction decoder interprets the data coming from the data bus and directs the control unit to generate the proper signal for the internal logic operations such as read and write. The control unit—which is not a single block as shown in the figure but is actually distributed throughout the entire system—coordinates, by means of the clock, actions of both the CPU and all the peripheral circuits in the system.

Keeping track of the location of the next instruction in the program is the task of the *program counter*, which is a special register in the CPU. This register is incremented by one for every word of the instruction after each instruction is "fetched" from memory, placed into the instruction register, and executed. The program counter always points to the memory location where the next instruction is to be found (its output is the address of the location where the next instruction code is stored) and is updated automatically as part of the instruction fetch–decode–execute cycle. The program counter deviates from this routine only if it receives a jump or branch instruction, at which time it will point to a nonsequential address. Also, whenever the CPU is interrupted by an external device, the contents of the program counter will be overwritten with the starting address of the appropriate interrupt service routine. Much of the power of a computer comes from its ability to execute jump and interrupt

<sup>&</sup>lt;sup>7</sup>The software program is read beforehand into RAM. Fetching different instructions will take varying numbers of system clock cycles. Memory reads and writes may take several clock cycles to execute. A computer with a word length of 8 bits is not restricted to operands within the range 0– 255. Longer operations simply take two or three such cycles. More can be accomplished during a single instruction fetch–decode–execute cycle with a 16-bit processor, and still more with a 32-bit one.

instructions. Unlike the data bus, which must be bidirectional because data can go from CPU to memory as well as from memory to CPU, the address bus is unidirectional because the CPU always tells the memory (not vice versa) which memory location data are to be read *from* or written *to*.

Basic operations are executed by the arithmetic and logic unit. Even the simplest ALU has an adder and a shifter (shifting a number to the right or left is equivalent to multiplying or dividing by a power of the base). For example, if the ALU is directed to use the instruction ADD to add two binary numbers 0000 1010 and 0000 0101, the first number is placed in the accumulator and the second number is placed in the *temporary register*. The ALU adds the numbers and places the sum 0000 1111 in the accumulator and waits for further instructions. Typically the ALU can perform additional functions such as subtraction, counting, and logic operations such as AND, OR, and XOR. The results of all ALU operations are fed back via the internal data bus and stored in one of the accumulator registers. Of critical importance to the programmer is the status register which contains CPU status information. The status register is a group of flip-flops (or 1-bit flags) that can be set or reset based on the conditions created by the last ALU operation. One flip-flop could indicate positive or negative results, another zero or nonzero accumulator contents, and another register overflow. Such flags (also known as *status bits*) are used in the execution of conditional branching instructions. Based on the condition created by the last ALU operation, particular flag bits will determine if the CPU proceeds to the next instruction or jumps to a different location. The temporary, accumulator, and status registers are frequently considered to be part of the ALU.

Two buffers are shown bridging the internal and external buses in Fig. 8.8c. The data bus is bidirectional so the CPU, memory, or any peripheral device (which are all connected to the bus at all times) can be senders or receivers of data on this bus. However, only one device at a time can "talk." To avoid conflict, data from any device to the bus must be transferred through a tristate buffer (similar to the tristate logic of Fig. 8.6b) which acts as open or closed switches, thereby enabling only one output at a time. For example, when data are to be transferred from the CPU to memory, control signals enable (closed switch) the tristate buffers on the CPU and disable them (open switch) on the memory. The data from the CPU thus appears on the bus and can be stored by the memory. To transfer data from memory to CPU, the conditions of the tristate buffers are reversed. The tristate buffer thus has the enabling outputs of logical 0 and 1 and the disabling high-impedance state when it effectively disconnects the output from the bus. Typically, tristate buffers also include memory registers which are used to temporarily hold data which are being transferred from one device to another. This can be used to compensate for the different rates at which hardware devices process data. For example, a buffer is used to hold data waiting to be printed as a printer is not able to keep pace with the characters reaching the printer from a CPU. The CPU is thus freed to do other tasks since it can process data at a much faster rate. Similarly buffering is used when the CPU and peripheral devices have different electrical characteristics as, for example, when a CPU which operates at 5 V must interact with peripheral devices with many different voltage levels.

## 8.5 Hexadecimal numbers and memory addressing

Microprocessors are generally programmed in a high-level language (e.g., C/C++ or Java); a compiler program converts the high-level instructions to machine language, which is subsequently executed. Assembly language, more efficient but also more cumbersome, is used for small programs or to improve the efficiency of portions of programs compiled from high-level language; an assembler program converts the instructions to machine language. Rarely is machine language used to program a microprocessor because the instruction sets, which are long strings of 0's and 1's, become unwieldy for humans.

## 8.5.1 Hex numbers

Since the basic word length in microprocessors is an 8-bit word called a *byte* (a poor acronym for "by eight"), it is convenient to express machine language instructions in the hexadecimal number system rather than in the binary system. Hex numbers are to the base 16 like binary numbers are to the base 2 and decimal numbers to the base 10. The footnote to Section 7.4 on p. 248 gives examples of binary and decimal numbers.

Similarly, we can state a hexadecimal number as:

$$\dots + x \cdot 16^3 + x \cdot 16^2 + x \cdot 16^1 + x \cdot 16^0 \tag{8.1}$$

where each *x* is one of 16 numbers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, *A*, *B*, *C*, *D*, *E*, *F* (to avoid using double digits for the last 6 numbers, the letters *A* to *F* are used).

It is common to denote a hex number by the letter H (either at the end or as a subscript). Thus  $0H = 0_H = 0_{16}$  is equal to 0 in binary (0<sub>2</sub>) and 0 in decimal (0<sub>10</sub>). Similarly  $FH = F_H = F_{16} = 15_{10} = 1111_2$ . The binary number 11011, which is used in the Section 7.4 footnote, can be expressed as a hex number by using (8.1); this gives

$$27_{10} = 11011_2 = 1 \cdot 16^1 + B \cdot 16^0 = 1BH = 1B_H \tag{8.2}$$

Hence binary 11,011 is equal to 1*B* in hex.

In the following table we give the equivalent numbers in decimal, binary, and hexadecimal:

Decimal	Binary	Hex
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7
8	1000	8
9	1001	9

10	1010	А
11	1011	В
12	1100	С
13	1101	D
14	1110	E
15	1111	F

This table shows that the 16 digits of the hex number system correspond to the full range of all 4-bit binary numbers. This means that one byte can be written as two hexa-decimal digits, as is illustrated in the following table:

Byte	Hex number
0000000	00
00111110	3E
10,010,001	91
11,011,011	DB
11,111,111	FF

#### Example 8.1

Express the following binary numbers in hex and decimal: (a) 10001, (b) 1010011110, and (c) 111111111111111.

To express each binary number as a hex number, we first arrange the number in groups of four binary digits and identify each group with the equivalent hex number using the above tables. Thus

(a)

 $10001 = 00010001 = 00010001 = 11 \text{ or } 11_{16}$ 

To find the decimal equivalent, we can use the hex number, which gives

$$1 \cdot 16^1 + 1 \cdot 16^0 = 17 \text{ or } 17_{10}$$

or the binary number, which gives

$$1 \cdot 2^4 + 0 \cdot 2^3 + 0 \cdot 2^2 + 0 \cdot 2^1 + 1 \cdot 2^0 = 17$$

(b) Similarly

$$1010011110 = 0010\ 1001\ 1110 = 29E \text{ or } 29E_{16}$$
  
2 \cdot 16^2 + 9 \cdot 16^1 + 14 \cdot 16^0 = 670 \text{ or } 670\_{10}

 $1 \cdot 2^9 + 0 \cdot 2^8 + 1 \cdot 2^7 + 0 \cdot 2^6 + 0 \cdot 2^5 + 1 \cdot 2^4 + 1 \cdot 2^3 + 1 \cdot 2^2 + 1 \cdot 2^1 + 0 \cdot 2^0 = 670$ 

(c) Similarly

 $\begin{array}{c} 1111\ 1111\ 1111\ 1111\ = \textit{FFFF}\ or\ \textit{FFFF}_{16}\\ 15\cdot 16^3 + 15\cdot 16^2 + 15\cdot 16^1 + 15\cdot 16^0 = 65535\ or\ 65535_{10}\\ 1\cdot 2^{15} + \ldots + 1\cdot 2^0 = 65535 \end{array}$ 

## 8.5.2 Memory addressing

From the above, we see that the largest 8-bit word (1111 1111) is *FF* in hex, the largest 12-bit word is *FFF*, and the largest 16-bit word is *FFFF*. A 2-byte word (16-bit word) can have  $2^{16} = 65,536$  combinations. Hence, when used in addressing, a 2-byte address can locate 65,536 memory cells. The first location will have the address 0000 and the last *FFFF*, giving a total of 65,536 addresses (65,536 is obtained by adding the 0 location to the number *FFFF* = 65,535, similar to the decimal digits 0 to 9, which are 10 distinct digits).

The digital codes for representing alphanumeric characters (ASCII) such as the letters of the alphabet, numbers, and punctuation marks require only 8 bits. In other words, 1 byte can hold one ASCII character such as the letter B, a comma, or a percentage sign; or it can represent a number from 0 to 255. Therefore, computers are structured so that the smallest addressable memory cell stores one byte of data, which can conveniently be represented by two hexadecimal digits.<sup>8</sup> Because a byte contains so little information, the processing and storage capacities of computer hardware are usually given in kilobytes (1024 bytes) or megabytes (1,048,576 bytes).

By addressable, we mean a cell has a unique address which locates its contents. If an address consists of 8 bits, the addressing capability or the largest number of cells which can be uniquely selected is  $2^8 = 256$ . This range is called the address space of the computer, and it does not need to have actual memory cells for all of these locations. A small computer could have an address space of 64 KB; however, if the application only calls for 4 KB, for example, only 4 KB of memory need be included and the other 60 KB of address space is not used. Sixty-four kilobytes (64 KB) memory,<sup>9</sup> which has  $2^{16} = 65,536$  memory locations, each of which contains one byte of data or instruction

<sup>8</sup>Memory capacity is expressed in kilobytes (KB), which means thousands of bytes. However, the power of two closest to a thousand is  $2^{10} = 1024$ ; hence 1 KB is actually 1024 bytes. Similarly, 64 kB  $\approx 2^{16} = 65,536$  bytes, and one megabyte (1 MB) is actually 1 MB = 1 KB 1 KB  $\approx 2^{20} = 1,048,576$  bytes. The reason that a 1000-byte memory is not practical is that memory locations are accessed via the address bus, which is simply a collection of parallel wires running between the CPU and memory. The number of parallel wires varies with the word size, which is expressed by an integral number of bits. Hence a 10-bit address bus can access 1024 bytes, and a 30-bit bus could access  $2^{30} = 1,073,741,824$  bytes  $\approx 1$  GB. Note that in "computerese" capital K is used to represent one kilobyte as 1 K, one megabyte as 1 MB, and one gigabyte as 1 GB.

<sup>9</sup>If it is a read/write type of memory (RAM), each bit of memory is similar to the 1-bit read/write cell shown in Fig. 7.31. A 4 × 4 RAM cell is shown in Fig. 7.32. Similarly, a 64 KB RAM module would be configured as 65,536 addressable cells, with each cell 8 bits wide. The addressing would be done with a 16-bit (16 parallel wires) bus, feeding a  $16 \times 2^{16}$  as shown in Fig. 7.33. A 64 KB memory module would therefore have  $2^{16}$  8 = 524,288 1-bit cells.




FIG. 8.9 (a) Sixty-four kilobytes memory. Each one of the 65,536 memory locations can contain 1 byte of data or instruction, (b) memory map for 64 K of RAM and (c) A 22V10 PLD.

denoted by a two-digit hex number, is illustrated in Fig. 8.9a. Each location has a 2-byte (16-bit) address, which is also given in hex form by the four-digit hex number. As shown, the addresses range from  $0000_{16}$  to  $FFFF_{16}$  with a particular memory location such as *FFFE* containing byte 7A. If this is a RAM-type of memory, the control unit determines if information can either be read from or written to each memory location.

# Example 8.2

An Intel 8088 microprocessor may be interfaced with 64 K of memory. In a typical configuration the memory is divided into three blocks. For example, the first 8 K of memory could make up the first block and would be used for ROM purposes, the next block of 2 K would be used for RAM purposes, and the remaining 54 K of memory would be used as RAM for applications which the computer is intended to run.

Assume the memory structure is like that shown in Fig. 8.9a with the system bus consisting of a 16-bit address bus,  $A_0$  through  $A_{15}$ , and an 8-bit bidirectional data bus,  $D_0$  through  $D_7$ . ROM

is enabled when an address is in the range of  $0000_{H}$ –1*FFF<sub>H</sub>*, which exactly addresses the first 8 K of memory (1*FFF<sub>H</sub>* is equal to 8191<sub>10</sub>). The address lines for ROM have therefore the range of values.

	$A_{15} - A_{12}$	$A_{11} - A_8$	$A_7 - A_4$	$A_3 - A_0$
$\overline{0000}_H$	0000	0000	0000	0000
$1FFF_{H}$	0001	1111	1111	1111

where bits  $A_{15}-A_{13}$  select the first 8 K block and bits  $A_{12}-A_0$  select locations within the first block.

The next 2 K RAM block is selected when the address is in the range  $2000_H$  through  $27FF_H$  ( $27FF_H - 2000_H = 2047_{10}$  bytes = 2 K). The address lines for that section of RAM therefore have the range of values.

	$A_{15} - A_{12}$	$A_{11} - A_8$	$A_7 - A_4$	$A_3 - A_0$
2000 <sub>H</sub>	0010	0000	0000	0000
$27FF_H$	0010	0111	1111	1111

where bits  $A_{15} - A_{11}$  select the second 2 K block and bits  $A_{10} - A_0$  select locations within the second block. The addressing for the remaining 54 K space would be done similarly.

\_ \_ \_ \_

Fig. 8.9b shows the memory map of the 64 K memory. Decoding the top address bits to select memory circuits in a system is typically done nowadays with small FPGA circuits called programmable logic devices (PLDs). A PLD can implement sum-of-products Boolean expressions of modest size. Fig. 8.9c shows a typical CLPD, the 22v10. The system designer assigns system signals to the inputs and outputs of the PLD and writes Boolean equations that govern how the outputs depend on the inputs. These equations are then programmed into the PLD circuit using special equipment called device programmers. In the example above, we might assign address bits A15, A14, A13, A12, and A11 to 22v10 pins 1–5, respectively. We could assign 22v10 pin 19 to control the chip select on the ROM, pin 18 to control the chip select on the first RAM block, and so on. Most memory chip enable signals are negative true, that is, the chip is selected or activated when the signal is logic 0. This leads to equations like the following for generating the memory chip select signals for our system.

ROM\_SELECT = A13 | A14 | A15; RAM\_BLOCK\_1 = A11 | A12 | ~A13 | A14 | A15; Etc.

The pin assignments and equations are processed by special software that converts these into a file describing how the internal circuitry of the 22v10 should be programmed.

That file is used by a device programmer to actually reconfigure the internal structure of the 22v10 to implement our chip select logic. Notice that the right-hand sides are mutually exclusive. That is, no two equations can produce logic 0 at the same time. This, in turn, means that only one memory circuit will be enabled at any given time, a requirement discussed earlier.

Figure 8.9a shows a sequence of bytes of instruction or data with a 2-byte address. Because a computer is primarily a serial processor, it must fetch instructions and data sequentially, i.e., one after the other. The instruction format in a computer breaks the instruction into parts. The first part is an operation (load, move, add, subtract, etc.) on some data. The second part of the instruction specifies the location of the data. The first, action part of the instruction is called the operation, or *OP CODE*, which is an abbreviation for *operation code*, and the second part is called the *operand*, which is what is to be operated on by the operand are generally located in separate locations (except for immediate data). The next example demonstrates a typical computer operation.

## Example 8.3

In this classic example, we will show the steps that take place in a computer running a word-processing program when key "A" is depressed and the letter A subsequently appears on the monitor screen.

After the computer is booted, the instructions for word processing are loaded into RAM, that is, into the program memory in Fig. 8.10. The data memory stores intermediary steps such as which key was just depressed. Actions that must take place are:

- (1) press the "A" key
- (2) Store the letter A in memory
- (3) Display letter A on the monitor screen

Fig. 8.10 shows the steps for the computer to execute the INPUT–STORE-OUTPUT instructions which are already loaded in the first six memory locations. Note that only three instructions are listed in the program memory:

- (1) INPUT data from Input Port 1
- (2) STORE data from Port 1 in data memory location 200
- (3) OUTPUT data to Output Port 10

The remaining three memory locations are the data addresses. For example, the first instruction in memory location 100 contains the INPUT operation while memory location 101 contains the operand stating from where the information will be inputted. Recall that the microprocessor determines all operations and data transfers while it follows the fetch–decode–execute sequence outlined in Section 8.4. The student should try to identify how the CPU always follows the fetch–decode–execute sequence in each of the three parts of the program. The steps to execute this program will now be detailed.




FIG. 8.10 Computer operation as it executes instructions to display the letter A when key "A" is depressed.

The first part will be to carry out the INPUT part of the instructions.

- (1) The first step is for the CPU to place address 100 on the address bus and use a control line to enable the "read" input on the program memory. "Read" enabled means that information stored in program memory can be copied (see Fig. 7.32). (In this step information flows from address bus to program memory.)
- (2) "INPUT, data," the first instruction, is placed on the data bus by the program memory. The CPU accepts this coded message off the data bus and places it in the instruction register to be subsequently decoded by the Instruction Decoder to mean that the CPU needs the operand to the instruction "INPUT data." (In this step information flows from program memory to data bus to CPU.) The program counter is incremented.
- (3) The CPU places address 101 on the address bus. The "read" input of the program memory is again enabled by the control line. (In this step information flows from address bus to program memory.)
- (4) The "operand from port 1," which is located at address 101 in the program memory, is placed on the data bus by the program memory. The CPU accepts this coded message off the data bus and places it in the instruction register where it is subsequently decoded by the "instruction decoder." The instruction now reads, "INPUT, data from Port 1." (In this step information flows from program memory to data bus to CPU.)
- (5) The CPU now carries out the instruction "INPUT data from Port 1"; it opens Port 1 by using the address bus and control line to the Input unit. (In this step information flows over the address bus from CPU to Port 1.)
- (6) The coded form for "A" is placed on the data bus and transferred to and stored in the accumulator register. (In this step information flows over the data bus from Port 1 to the accumulator.)

This completes the first part. The second part is to carry out the STORE instruction.

- (7) After the program counter is incremented by one, the CPU addresses location 102 on the address bus. The CPU, using the control lines, enables the "read" input on the program memory. (In this step information flows from address bus to program memory.)
- (8) The program memory reads out the instruction "STORE data" on the data bus, which is then placed into the instruction register by the CPU to be decoded. (In this step

information flows from program memory to data bus to CPU.) The program counter is incremented.

- (9) After decoding the "STORE data" instruction, the CPU decides that the operand is needed. The CPU places 103, which is the next memory location, on the address bus and uses the control lines to enable the "read" input of the program memory. (In this step information flows from address bus to program memory.)
- (10) The program memory places the code for "in memory location 200" onto the data bus. This operand is accepted by the CPU and stored in the instruction register for decoding. The CPU now decodes the entire instruction "STORE data in memory location 200." (In this step information flows from program memory to data bus to CPU.) The program counter is incremented.
- (11) To execute the decoded instruction, the CPU places address 200 on the address bus and uses the control lines to enable the "write" input of the data memory. "Write" enabled means that data can be copied to memory (see Fig. 7.32). (In this step information flows from address bus to data memory.)
- (12) The coded form for letter "A," which is still stored in the accumulator, is now placed on the data bus by the CPU. The letter "A" is thereby written into location 200 in data memory. (In this step information flows from data bus to data memory.)

This completes the second part. The third part is to carry out the OUTPUT instruction. It should be noted that an instruction such as "STORE data in memory location xxx" transfers data from the accumulator to address location xxx in RAM. This data is now contained in both RAM and the accumulator. The contents of the accumulator are not destroyed when data is stored.

- (13) As the program counter increments, the CPU fetches the next instruction. The CPU sends out address 104 on the address bus and, using the control line, enables the "read" input of the program memory. (In this step information flows from address bus to program memory.)
- (14) The program memory reads out the instruction code "OUTPUT data" onto the data bus; the CPU accepts this coded message and places it in the instruction register. (In this step information flows from program memory to data bus to CPU.)
- (15) The CPU interprets (decodes) the instruction and determines that it needs the operand to the "OUTPUT, data" instruction. The CPU sends out address 105 on the address bus and uses the control line to enable the "read" input of the program memory. (In this step information flows from address bus to program memory.)
- (16) The program memory places the operand "to Port 10," which was located at address 105 in program memory, onto the data bus. This coded message (the address for Port 10) is accepted by the CPU and is placed in the instruction register. (In this step information flows from program memory to data bus to CPU.)
- (17) The instruction decoder in the CPU now decodes the entire instruction "OUTPUT data to Port 10." The CPU activates Port 10 using the address bus and control lines to the OUTPUT unit. (In this step information flows from address bus to OUTPUT unit.)
- (18) The CPU places the code for "A," which is still stored in the accumulator, on the data bus. The "A" is now transmitted out of Port 10 to the monitor screen. (In this step information flows from OUTPUT unit to monitor.)

#### 8.5.3 Cache memory

The speed of a computer is limited not only by how quickly the CPU can process data but also by how quickly it can access the data it needs to process. Overall speed of a computer is determined by the speed of the bus and the speed of the processor, both measured in MHz. Each computer uses a memory system that provides information to the CPU at approximately the rate at which the CPU can process it. But what happens when one upgrades to a faster CPU?<sup>10</sup> The memory system continues to provide information at the original rate, causing the new CPU to starve for data from a memory system designed for a less demanding processor. *RAM cache*, or simply *cache*, can alleviate this problem. A cache is a small amount of high-speed memory between main memory and the CPU designed to hold frequently used information for fast access. The cache stores information from main memory in the hope that the CPU will need it next. The result is that the newer CPU can reach maximum speed. Another example is MMX (multimedia extensions), which is a new technology that uses a large-scale cache, thus reducing the amount of code that multimedia applications need.

Thus, generally speaking, a bottleneck in computers is the bus system. While executing a program, the CPU frequently needs the same information over and over again which must be fetched repeatedly from RAM memory using the I/O bus.<sup>11</sup> If such much needed information could be stored more accessibly, as, for example, in memory that is placed directly on the CPU chip, access time could be greatly reduced. Cache memory is such memory that is built into the processor. Cache memory is the fastest type available due to the smaller capacity of the cache which reduces the time to locate data within, its proximity to the processor, and its high internal speed.<sup>12</sup> As the processor reaches out to the memory for data, it grabs data in 8 or 16 K blocks. Before reaching out to memory a second time for new data, it first checks the cache to see if the data are already in cache. If so, the cache returns the data to the processor. This significantly reduces the number of times the processor has to reach into the slower main memory (RAM). When data are found in cache it is called a "hit." For example, 16 K of internal cache provides a "hit rate" of about 95%, which can considerably increase computer speed.<sup>13</sup> As of 2018, level 1 caches up to 128 KB are common. Level 1 cache memory is built into the processor chip and is the fastest

<sup>10</sup>Computer progress is often stated in terms of *Moore's law*, coined by Intel's chairman Gordon Moore: The density of transistors on chips doubles every 18 months while their cost drops by half. Note that the 8088 carried about 10,000 transistors, the 80286 about 100,000 transistors, the 386 about 500,000, the 486 about 1 million, the Pentium about 3 million, and the Pentium Pro about 5 million.

<sup>11</sup>The trend in bus design is to use separate busses for memory (called the data bus, memory bus, or main bus), for graphics (AGP), and for external devices (SCSI, IDE).

 $^{12}$  The CPU and its internal processor bus frequently run two (referred to as "double clocking") to four times faster than the external I/O bus.

<sup>13</sup>To state it in another way, the increase in throughput is determined by the "hit ratio"—the fraction of times the processor finds the desired information in the cache. The reason for performance increases with the addition of cache is that the microprocessor can keep its pipeline full, allowing for faster and more efficient processing. The microprocessor first checks its internal cache, then L2 cache, and finally main memory (DRAM, or dynamic RAM) for instructions. Because cache memory is faster than DRAM, it can be accessed more quickly, thus helping keep the pipeline full. memory. Level 2 caches are also commonly used, with sizes up to 512 KB. Some of the more expensive processors also have a level 3 cache with sizes ranging up to 64 MB.

## 8.6 Operating systems

There are many ways to characterize an operating system (OS). For example, in a tutorial session on basic technology given by IBM, computers were classified as needing:

- Electricity (power)
- A method of instruction (input)
- Defined instructions (programs)
- A device to do the work (processor)
- A place to do the work (memory)
- A place to save the work (output)

The input could be keyboard, mouse, disk drive, scanner, CD-ROM, or LAN. Programs are the operating system and application programs such as Word Perfect and Excel. Popular processors are the Pentium and Power PC. Memory is RAM and cache. Output is the display, printer, disk drive, and LAN. A computer system was then compared to a kitchen in which the processor was the cook; the application program the recipe; the input device the refrigerator and the cupboards; the input data the water, flour, milk, eggs, and sugar; the memory the table and counter space; the bus the path between refrigerator, cupboards, oven, table, and counter space; the output device the oven; and the output data the cake. In this scenario, the operating system would be the instructions where and how to find the recipe, the oven, and the ingredients; how to light the stove and adjust its temperature; how to fetch and mix the ingredients; and how to place the cake in the oven and how to take it out again when it is baked. In other words, the operating system organizes and facilitates the cooking chores.

From the above list, operating systems are part of the programs category. We can state that operating systems such as Apple's Mac OS or Microsoft's Windows systems are the critical layer of technology between a computer's microprocessor and its software. It is what allows—or prevents—a computer from running a particular software application.

## 8.6.1 Controllers and drivers

Early computers had no operating system. All instructions had to be manually inserted. As computers rapidly evolved and included a large range of peripherals such as a hard drive, monitor, printer, etc., it was realized that freeing the programmer of routine housekeeping chores for these peripherals could increase programmer productivity. In addition to relieving the burden on programmers, it was realized that CPU performance could be significantly improved if the CPU could be freed from housekeeping routines by adding hardware and circuitry to monitor and control peripherals. For




FIG. 8.11 (a) Disk drives arrange recorded information on the disk in concentric bands called *tracks*; each track is divided into consecutive sectors, and (b) disk drive interface signals.

example, the routines which are needed for the hard drive to run properly involve file management, formatting, and initializing.<sup>14</sup> Instead of having the CPU control such a hard disk directly, and have so much of its system resources tied up in disk overhead, it makes more sense to make use of a dedicated peripheral support chip (actually several chips mounted on a small board), thus freeing the CPU for other, more urgent tasks. Such a board, which contains the drive electronics and is mounted directly on the hard drive, is referred to as a disk controller. In general, a controller can be defined as hardware required by the computer to operate a peripheral device. Figure 8.11b shows typical

<sup>14</sup>File management includes opening and closing files, copying, deleting, changing file names, reading and writing files, and so on. Formatting includes writing address marks, track and sector IDs, and gaps on a disk. Initializing includes placing system information on a disk such as bitmaps onto the outermost track #00, followed by identification of all bad tracks. Figure 8.11a shows a view of the organization of the concentric tracks and the pie-shaped sectors of a disk. The magnetic read/write head can determine which track it is on by counting tracks from a known location, and sector identities are encoded in a header written on the disk at the front of each sector. Saved data on a disk have a directory entry which is an index that contains the name, location, and size of each piece of datum, and then the data themselves. A typical modern hard drive has many platters all rotating on the same spindle. Each platter has a number of tracks, typically 1024, and each track has many sectors. The platters rotate at 7200 rpm.

interface signals required between a CPU, disk controller, and disk drive. The transferring of files between memory and disk can often be speeded up by including an additional DMA (direct memory access) controller, as indicated in the figure. DMA is a method by which data are transferred between a peripheral device and RAM without intervention by the CPU. Each controller requires software code, called a driver, to interface properly between the peripheral and the CPU. That is why drivers must be updated when adding a new printer or hard drive to your computer. Typically, your operating system contains a list of drivers, which should include those necessary for your new printer or hard drive. If not, software that comes with new peripherals should include new drivers that can be installed. A similar situation exists for every peripheral device. A monitor, for example, needs a video card (equivalent to a controller) mounted directly on the motherboard and a driver to be used as part of the operating system. In general we can state that operating systems and advanced hardware for interfacing to peripherals evolved from a need for more efficiency in the use of computer systems.

Thus, it should be clear by now that the operating system is actually many files which are dedicated to a smooth interaction between the CPU, its peripherals, and a user. In fact the OS is a remarkably complex set of instructions that allocate tasks to be performed by the CPU, memory, and peripheral devices when the computer is executing a program. The CPU is directed by the operating system in the storage, loading, and execution of programs and in such particular tasks as accessing files, controlling monitors and memory storage devices, and interpreting keyboard commands and mouse clicks. Operating systems can be very simple for small embedded systems (for example, the microcontroller system in an appliance) to very sophisticated (such as the operating systems in modern PCs). The size and complexity of the operating system depend on the type of functions the computer system is to perform. For example, in the operation of large mainframe computers, the performance of the operating system is often as important as the performance of the computer hardware. Indeed the operating system software may be nearly as expensive as the computer hardware.

## DOS

DOS (Disk Operating System) was one of the first operating systems for PCs. Its early incarnation was a rudimentary software system which basically managed files stored on disk. It maintained a file directory, kept track of the amount of free space left on disk, and could create new files as well as delete and rename existing files. As already made clear, DOS itself is a file which is loaded in at startup time by a *bootstrap program* in ROM. A bootstrap program is an initialization program which is capable of loading the OS into RAM. It appears that such a process is able to "pull itself up by its own bootstraps," and hence the term "booting up" when starting up an inactive computer. Once DOS is loaded into RAM, the user can type commands on a keyboard, instructing the OS to perform desired functions. Typing commands is now considered a cumbersome way to address a PC operating system and has been replaced by clicking on icons.

DOS had none of the features listed in Section 8.6.2 as essential for modern operating systems. In particular, DOS did not allow for multitasking, multiprocessing, protected memory, or virtual memory. Although such concepts were well known at the time and built in to the UNIX OS from the very beginning, computers used in PCs and MACs of that period were too slow to make the inclusion of such features acceptable to the mass markets that PCs and MACs were focusing on.

## Macintosh operating system

The Mac OS was the first widely used operating system to use a graphical user interface to perform routine operations. In the Mac OS, the user started programs, selected commands, called up files, etc., by using a device called a mouse to point to symbols (icons). Since the GUI's windows, pull-down menus, and dialog boxes appeared the same in all application programs, it allowed common tasks to be performed in the same manner in all programs. It was realized immediately that this had many advantages over interfaces such as DOS, in which the user typed text-based commands on a keyboard to perform routine tasks.

Early Macintosh computers had three layers of software:

- (1) Application programs (like a word processor or spreadsheet)
- (2) User-interface software
- (3) Operating-system software

A user interacted with application programs through the user-interface software. This approach, pioneered by Apple, gave all applications running on MAC computers a consistent look and feel, which made the applications easier to learn and use. Users of other kinds of computers often had to interact differently with different applications because each application incorporated its own user interface. Layer 2 software, called the Macintosh Toolbox, contained modules for handing pull-down menus, windows, buttons, scroll bars, fonts, and other standard Macintosh interface mechanisms. Application software used the modules in the Toolbox to interact with the user. The Toolbox modules, in turn, called on the operating system software to perform the low-level operations that interact with the hardware such as screen, keyboard, and mouse. The creators of application software were therefore isolated from having to know about or deal with low-level details of hardware or devices as well as low-level details of user interfaces. All user interfaces were built from the same set of tools—those in the Toolbox.

Early Macintosh computers did allow primitive multitasking. A user could open several applications that ran at the same time. Each application had its own window, and these windows were overlaid on the screen in a way similar to sheets of paper in a pile on a desk. The currently active application was the top window. As computers became faster and more powerful the Macintosh operating system incorporated more of the features listed in Section 8.6.2. The latest version as of the writing of this book, MacOS X, has all those features and more.

## Windows

Microsoft's Windows 3.1 added a graphical users interface to DOS. It is an application program that sits on top of DOS and allows the user to access DOS not by typing DOS commands but by clicking on icons, similar to a Macintosh computer. Since it was an emulation program (a program that simulates the function of another software or hardware product) it suffered from all the shortcomings that DOS initially had. It did allow the user to flip between DOS and the Windows GUI, with DOS using the Command. com file which holds all the DOS commands to be typed in and Windows using the Program Manager to organize and display the windows and application icons on the desktop.

Microsoft followed up with Windows 95/98, which was a good improvement over Windows 3.1 because this operating system, much like the Mac OS, was not an emulation program but was designed from the beginning to interact with applications programs through graphical user-interface software and by the use of a mouse. Windows 95/98 has much the same feel as the Mac OS. It has a Control Panel and Explorer (Start Button is part of Explorer) which is similar to the Finder for the Macintosh. Both operating systems support true Plug and Play, which is the ability to attach a new peripheral with minimum setting of the files (drivers) that are needed to have the new peripheral work properly. In comparison, DOS required detailed settings of files such as AUTOEXEC.BAT and CONFIG.SYS whenever a new device was added to the computer. Windows 2000 is a further refinement of the Windows 95/98 family.

In 1993 Microsoft moved away from a DOS-based operating system to Windows NT, an operating system that incorporated most if not all the features listed in Section 8.6.2. Windows NT completely abandoned the DOS approach in favor of taking advantage of the features available in the newer computer chips used in PCs. The newer versions of Windows, such as Windows 10, are based on the technology implemented in Windows NT.

#### The UNIX operating system

The operating systems provided with most modern personal computers are complex and sophisticated systems that provide easy-to-use access to all the resources on the computer. However, they are designed to work on the specific platforms. MAC OS, for example, does not run on PC type computers. Windows does not run on MAC machines unless special simulation software is purchased. On the other hand, it is clear that computers could not be as useful as they are today without an efficient operating system. A trend in operating system development is to make operating systems increasingly machine-independent. For example, users of the popular and portable UNIX operating system need not be concerned about the particular computer platform on which it is running. Hence, the user benefits by not having to learn a new operating system each time a new computer is purchased. Unix and its variations, such as Linux, are complex and powerful operating systems that are used extensively in workstations, cloud servers, Chromebooks, phones, and many other modern products.

The UNIX system has essentially three main layers:

- (1) The hardware
- (2) The operating system kernel
- (3) The user-level programs

A kernel is the set of programs in an operating system that implement the most primitive of that system's functions. In UNIX, the kernel hides the system's hardware underneath an abstract, high-level programming interface. It is responsible for implementing many of the facilities that users and user-level programs take for granted. The kernel also contains device drivers which manage specific pieces of hardware. As already pointed out above, the rest of the kernel is to a large degree device-independent. The kernel is written mostly in the language C, which was specifically written for the development of UNIX.

It is a popular myth that UNIX kernels "configure themselves." Whenever a new machine is added or the operating system upgraded, the kernel should be reconfigured, a job that is usually the province of the network administrator. Even though most versions of UNIX come with a "generic" kernel, already configured, it nevertheless should be reconfigured for reasons of efficiency. Generic kernels are designed for any kind of hardware and hence come with a variety of device drivers and kernel options. Efficiency can be increased simply by eliminating unneeded drivers and options. To edit configuration files or write scripts, UNIX uses text editors such as "vi" and "emacs" with which one must become familiar.

Most of us, at one time or other, will have to use some basic UNIX commands. For example, when logging onto a network to read one's email, one might use the "elm" command to bring up the interactive mailer program. In UNIX, there is an excellent online instruction manual which can be accessed using the "man" command. To illustrate, at the UNIX prompt (\$), typing the command "man" followed by a command for which one needs information, such as "man man," will bring up a message, "man-display reference manual pages; find reference pages by keyword." Similarly, entering "man ls" will bring up, "ls-list the contents of a directory." A short list of user commands which an occasional UNIX user needs follows:

Command	Result
telnet/rlogin	Log into a remote system
cd	Change directory
ls	List names of all files in current directory
rm	Remove file
rmdir	Remove directory
mv	Move or rename file or dir
more	Browse through a text file
cat	Reads each filename in sequence and
	displays it on screen
who	Who is logged in on the system

finger last kill ps ftp lp/lpr chmod vi/emacs man cd plonus cd cd ls -1 ps - ef	Display information about users Indicated last login by user or terminal Terminate any running process Display the status of current processes File transfer protocol Send a job to the printer Change the permissions of a file Standard UNIX visual editor Displays reference manual pages Go to directory plonus Goes to login/home directory Up one directory Long list List all processes
	5
ps — et	
man man	Explains man command

## 8.6.2 Operating system stability

What makes an operating system *stable*, i.e., not prone to crashes? It is protected memory, virtual memory, and object-oriented design. A modern and sophisticated operating system such as UNIX should possess the following features:

*Preemptive multitasking*: Multiple applications run smoothly. No single application is allowed to take over the entire system. In preemptive multitasking, the OS—not the individual programs—allocates CPU time across multiple programs. The OS manages preemptive multitasking by giving each program the CPU's attention for a fraction of a second (called a *time slice*). Typically the programs follow one another in sequential order. Because all this happens within fractions of a second, programs appear to the user to be running simultaneously.

*Protected memory*: Applications that crash cannot crash other applications or the rest of the computer. With unprotected memory, all programs run in the same memory space, so when one program goes down they all do, like dominoes on your desktop. In an operating system with protected memory, programs run in their own memory space, meaning that the OS reserves a portion of memory to act on each program's data instructions.

*Symmetric multiprocessing*: Numerous independent tasks can execute at the same time (requires two or more processors to be installed).

*Multithreaded user interface*: Holding the mouse button down does not freeze the rest of the computer. Windows continue to be updated when moved. Processor efficiency is boosted by multithreading in which a program or a task within a program is divided into threads, or processes, that can run simultaneously. An example is the ability to print at the same time one is scrolling, rather than waiting for the printing to finish before one can move on. Compare that with multitasking, in which entire programs run in parallel. *Virtual memory*: A true virtual memory system provides an application with as much memory as it needs, automatically, first by parceling out RAM and then by using space on a hard disk as additional RAM.

*Object-oriented design*: A benefit of an object-oriented application-programming interface is that not as many APIs (application-programming interfaces) are needed, making it easier for programmers to develop programs than doing so for the Mac OS and Windows. Fewer APIs makes such programs smaller, faster-launching, and—due to their simpler design—more stable.

## 8.6.3 Cloud computing

The "resources" to which the operating system provides control and access have been extended in the past decade to include remote resources as well as those inside the PC. These outside resources are loosely referred to as the "cloud." The cloud provides mass storage for files of all kinds as well as common business software, common services (such as email and web service), and tools for the development of software and systems for other applications. New operating systems provide access to these resources the same as internal resources like the disk drives, USB ports, etc. inside the PC.

There are many advantages to the cloud model of computing. Individual enterprises need not invest large amounts of money on hardware of their own, often times not used to 100% of its capacity, but rather pay for just the amount resources (storage, software, execution cycles, etc.) they actually use. This is like the case for individual homeowners who pay for electricity but just the amount of electricity they actually use. In addition, the resources can be accessed from anywhere in the world that has any computer and internet access. A person need not take his or her own laptop on trips or have to log in to the enterprises own servers, which might be behind strong firewalls and hence have limited access. Because resources like software are provided by large companies, that software could be more complete and sophisticated than individual enterprises might be able to develop on their own. Individual enterprises pay a single license/use fee rather than having to pay for multiple licenses so the software could be loaded on many different laptops/desktops. The cloud service maintains the software and hardware and can typically respond to a problem or crash more quickly and effectively than an individual enterprise (especially a small one). The cloud will likely continue to expand, providing automatic scalability for enterprises that use the cloud.

These advantages do not come without a price. Perhaps the most serious concerns are security and privacy. Security on a computer inside an enterprise can be controlled through up-to-date security software, strong firewalls, and in the extreme case disconnecting computers that have sensitive data from the internet altogether. Similarly, an individual enterprise can control who has access to data, thus ensuring privacy. Enterprises using the cloud have to depend on and trust the cloud service providers to do this and do it effectively. Although service providers spend enormous amounts of money on this issue, recent hacks of major services, such as credit card companies, do cause concern about security and privacy in the cloud.

## 8.7 Summary

The material covered in this chapter serves two purposes. It shows the digital computer to be a crowning achievement of electronics. Even though electronics in its beginning was strictly analog, with the advent of high-speed circuits, digital techniques quickly evolved and are now dominant with a wide range of digital devices available. The second reason for the choice of chapter material and the way it is arranged is to give the student a basic knowledge about the digital computer so he or she is able to interact intelligently with others who are experts in this area. Therefore, the chapter is structured to focus on those parts of a computer with which the user interacts. To be reasonable, one cannot expect coverage on digital computers beyond basics in a small chapter such as this, when there are many thousands of detailed volumes devoted to this subject.

The chapter began with a brief history of the computer and the concept of the stored program. Programming languages were shown to be tools for communicating with a computer. The components of a computer were then identified. At the heart is the microprocessor which contains logic and control units and a small amount of on-chip memory. RAM memory, which is external to the CPU, is the short-term memory where the program and data are stored when executing an application program such as a word processor. It is volatile and before the computer is shut off, the work performed must be stored on a permanent medium such as a magnetic hard disk. I/O devices or peripherals (printers, network interface cards, etc.) extend the capabilities of computers, and powerful systems can be created this way. The bus system, which uses a ribbon containing many parallel conducting wires, solves a major difficulty of too many internal connections even in a small computer. It does this by having all subsystems connected at all times but time-multiplexing the flow of information to allow different units to use the same bus at different times. The chapter closed with a study of operating systems, which act as a computer's manager that controls the basic functions of a PC. There are two primary categories of software: operating systems and applications. Operating-system software is designed to perform system and computer management utility and/or "housekeeping" functions such as directing the central processor in the loading, storage, and execution of programs and in accessing files, controlling monitors, controlling memory storage devices, and interpreting keyboard commands. Examples of operating systems include MS-DOS, Windows 95/98/2000/NT, Mac OS, Xenix, SCO-Unix, Solaris, SunOS, HP-UX, IRIX, Unix, Novell, and Linux.

## Problems

- **1.** Explain the difference between computer science and computational science.
- 2. What is the difference between a microprocessor and a microcontroller?

- 3. Discuss the difference between an assembler and a compiler.
- **4.** Why do assembly language instructions execute faster than high-level language instructions?
- **5.** Is programming in a high-level language dependent on the type on microprocessor used?
- 6. Is a compiler microprocessor-dependent?
- **7.** Name the three main components of a computer system. Choose from auxiliary memory, auxiliary storage, CPU, hard disk, I/O, memory, printer, and tape.
- 8. How many distinct 8-bit binary words exist?
- **9.** If a microprocessor operating at 300 MHz takes four clock cycles to complete an instruction, calculate the total time it takes to complete the instruction. *Ans*: 13.3 ns.
- **10.** State typical access times for RAM memory and for hard disk memory. How much faster is RAM memory than disk memory?
- **11.** A 16  $\times$  8 memory array is shown in Fig. 8.5. Sketch an 8  $\times$  8 memory array.
- **12.** Consider the data bus and the address bus. Which is bidirectional and which is unidirectional? Explain why each has its particular directional character.
- **13.** Explain the function of tristate logic in the bus system.
- **14.** If a modem can operate at a speed of 56 kbps, how long will it take to download a 4 MB file.

Ans: 9.5 min.

- **15.** Name the wires in a standard USB A/B cable and describe what each wire is for.
- **16.** Name the wires in a standard HDMI cable and describe what each wire is for.
- **17.** Describe "differential drive" and its advantages and disadvantages.
- **18.** An interface is the point of meeting between a computer and an external entity, whether an operator, a peripheral device, or a communications medium. An interface may be physical, involving a connector, or logical, involving software. Explain the difference between physical and logical and give examples.
- **19.** With respect to interfacing generally, what is meant by the term 'handshaking"?
- **20.** Discuss the advantages and disadvantages of interrupts.
- **21.** For each instruction in program memory, what kind of a sequence does the CPU follow?
- **22.** Explain why program execution in a sequential machine follows the fetch–decode– execute cycle.
- **23.** How can the fetch–decode–execute sequence be sped up?
- 24. Which bus does the microprocessor use when accessing a specific memory location?
- **25.** Which bus is used when transferring coded information from microprocessor to data memory?
- **26.** If the microprocessor decodes an instruction which says to store data in memory, the data would come from the accumulator or temporary register?
- **27.** Which register keeps track of where one is in the program?
- 28. Which register keeps track of what type of instruction is being executed?

- **29.** Which register keeps track of the result of the current calculation or data manipulation?
- **30.** Which register keeps track of the values of the operands of whatever operation is currently under process?
- **31.** Translation of the binary commands into specific sequences of action is accomplished by a \_\_\_\_\_?
- **32.** The collection of registers, instruction decoder, ALU, and I/O control logic is known as the \_\_\_\_\_?
- **33.** Electronics (such as A/D, and D/A converters, buffers, and drivers) that match particular input and output devices to the input–output pins of the microprocessor chip are called \_\_\_\_\_?
- 34. Data, address, and control multibit transmission lines are called \_\_\_\_\_?
- **35.** The larger the number of bits (the wider the bus), the faster the computer can become because fewer calls to memory are required for each operation. T or F?
- **36.** Describe the difference between a data bus and an I/O bus.
- **37.** Is a computer with a word length of 8 bits restricted to operands within the range 0 to 255?
- **38.** If we have 256 memory locations, how many address bus lines are needed? How many memory locations can be selected using a 16-bit address bus?
- **39.** It is generally agreed that a machine should be called a computer only if it contains three essential parts of a computer: CPU, memory, and I/O devices. T or F?
- **40.** A buffer is an area of storage used to temporarily hold data being transferred from one device to another. T or F?
- 41. A tristate buffer allows only one device on the data bus to "talk." T or F?
- **42.** A buffer can be used to compensate for the different rates at which hardware devices process data. T or F?
- **43.** A buffered computer provides for simultaneous input/output and process operations. T or F?
- 44. Why is buffering important between a CPU and a peripheral device?
- **45.** What is meant by the term *port*?
- **46.** Convert the hexadecimal numbers that follow to their binary equivalents: 45, E2, 8B. *Ans:* 01000101, 11100010, 10001011.
- 47. Convert the hexadecimal numbers that follow to their binary equivalents: D7, F, 6.
- **48.** The group of operations that a microprocessor can perform is called its *instruction set*. T or F?
- **49.** Computer instructions consist of two parts called the "operation" and the "operand." T or F
- **50.** In program memory, the operation and the operand are located in separate locations. T or F?
- 51. What function does a software driver perform in a computer's operating system?
- **52.** What is a controller?
- **53.** Explain the term *kernel*.

# 9

# Digital systems

## 9.1 Introduction

The invention of the transistor in 1948 ranks as a seminal event of technology. It influenced the electronics industry profoundly, giving us portable TVs, pocket radios, personal computers, and the virtual demise of vacuum tubes. But the real electronics revolution came in the 1960s with the integration of transistors and other semiconductor devices into monolithic circuits. Now integrated circuits (called chips) can be found in everything from wristwatches to automobile engines and are the driving force behind the boom in personal computers. The latest advance, though, involves the integration of digital communication networks with the computer which has given birth to the global Internet.

## 9.2 Digital communication and the computer

Underlying the rapid progress in technology is the transformation from analog to digital technology. Modern digital technology has evolved along two parallel but independent paths—logic and transmission. Binary logic proved to be a particularly efficient way to mechanize computation. The digital nature of computers is familiar to everyone. Digital computers were born in *Boolean algebra* and the language of 0 and 1's. With the invention of the transistor, which is almost an ideal on-off switch that mimics the 0 and 1's of computer language, computer technology rapidly developed to its current advanced state. However, in communications, the transformation to digital transmission was much slower. When communicating by telephone or broadcasting by radio or television, the use of continuous (analog) signals is natural. But it was years after the publication in 1948 of Claude Shannon's fundamental papers on communication theory, which put forth that noise-free transmission is possible if digital signals in place of analog ones are used, that the switch from amplitude and frequency modulation to pulse-code modulation began in the 1960s. In this scheme of communication, messages are converted into binary digits (0 and 1's) which can then be transmitted in the form of closely spaced electrical pulses. Such digital encoding permits signals to be sent over large distances without deterioration as it allows signals to be regenerated again and again without distortion and without contamination by noise. Even today, successful analog implementations in music, video, and television are being replaced by digital technology.

The common language that is used between the computer and the ever-growing digital communication networks brought forth rapid, interactive changes that resulted in another leap in technology, completing the digital revolution. By using computers that can store and access quickly large amounts of information at the nodes of a world-wide digital communications network, the Internet was born. Computers function as servers at the nodes of a network and provide a wealth of information for any user. The combination of computers and communication networks, which include telephone lines, coaxial cables, fiberoptic lines, and wireless technologies, is changing the face of entertainment, business, and information access. Such a system is frequently referred to by the media as the information super highway.

Fundamental building blocks for digital systems were considered in the previous chapter. We classified logic gates as elementary blocks which in turn could be arranged into larger blocks such as registers, counters, adders, etc., which are the fundamental components of modern digital equipment.

In this chapter, digital systems such as those exemplified in elementary communication systems and in computers will be considered. Fundamental notions that define the transmission of digital information in communication systems will be introduced. We will consider the rate at which an analog signal must be sampled when changing it to a digital signal (the *Nyquist criterion*); channel capacity, which is the maximum information that a channel can carry; and bandwidth, which relates to the amount of information in a signal. The previous chapter was devoted to the digital computer. We introduced the microprocessor, which is a small computer on a chip. Included on the chip is a minimal amount of memory and a minimal amount of control functions which are sufficient to allow the microprocessor to serve as a minimal computer in calculators, video game machines, and thousands of control applications ranging from automobile ignition control to smart instruments, programmable home thermostats, and appliances. Adding more memory to a microprocessor (which is now referred to as a CPU or central processing unit) in the form of RAM and ROM chips and additional input/output (I/O) circuitry, we obtain a microcomputer, of which the personal computer (PC) is the best example. Larger and more powerful computers are obtained by adding even more memory and running the CPU at a faster clock speed.

# 9.3 Information

In any interval or period, the quantity of information Io can be defined as

$$I_o = \log_2 S \text{ bits} \tag{9.1}$$

where *S* is the number of distinct states that can be distinguished by a receiver in the interval.<sup>1</sup> Choosing log to the base 2 gives the quantity of information in units of binary digits or bits. For example, turning a light on or turning it off corresponds to 1 bit of information  $(\log_2 2 = 1)$  as there are two distinguishable states. If someone states that a light is on, he has conveyed one bit of information.

<sup>&</sup>lt;sup>1</sup>The choice of logarithm makes the quantity of information in independent messages additive. The choice of logarithm to the base 2 makes the unit of information the binary digit (bit), whereas a choice of base 10 would make the unit the decimal digit.

Let us first examine a simple information system such as a traffic light and progress to more complex ones such as television.

## 9.3.1 Traffic light

Consider a display consisting of three lights. Fig. 9.1a shows the 8 possible states of the three on–off lights. Such a display, for example, can be used to regulate traffic or show the status of assembly on a production line. As already discussed in Section 7.2, three binary lines can "speak" 8 (= $2^3$ ) words.

Similarly here, the number of 3-bit words (or information states) the display can show is  $2^3$ . Technically speaking, we say such a display uses a 3-bit code. Thus the quantity of information  $I_o$  per code is

$$I_o = \log_2 8 = 3 \text{ bits} \tag{9.2}$$

Each time the lights change, we receive 3 bits of information. Regardless of the speed with which the display changes, in other words, regardless if the interval between changes is short or long, the information that we receive remains constant at 3 bits per interval.

The output of the three-light display appears digital, as the on–off states of the lights correspond to 0 and 1's. To do digital processing on the output, we change the output to digital form by assigning binary numbers (called *code words*) to each output state of the display. For example, Fig. 9.1a shows the assignment of the binary numbers 0–7 to the eight states of the display. The output is now ready for processing by a digital computer because the use of code words that are expressed as binary numbers (a sequence of 0 and 1's) is also the language of the digital computer.

## 9.3.2 Teletype

One of the early transmission systems for information such as news and stock market quotations was the *teletype* machine, which at the receiving end produced long paper ribbons called *ticker tape* which had up to five holes punched across the ribbon as shown in Fig. 9.1b. The position of holes across represented the five digits of the code which provided  $2^5 = 32$  information states. These states were used for the 26 letters in the alphabet and for control operations (carriage return, space, line feed, and numbers shift). The quantity of information  $I_o$  per code was therefore

$$I_o = \log_2 32 = 5 \text{ bits} \tag{9.3}$$




FIG. 9.1 (a) The possible states of three on-off lights, (b) A teletype ribbon showing the five digit position code represented by holes punched across the ribbon.

Modern examples are the fax machine for transmitting pictures over telephone lines and the modem for transmitting text over telephone lines using ASCII code (American Standard Code for Information Interchange). Each character in ASCII is represented by seven data bits, giving a total of  $2^7 = 128$  different characters to represent lowercase and uppercase letters, numbers, punctuation marks, control characters, etc.

## 9.3.3 Speech signal

Next we consider a continuous signal such as speech. Fig. 9.2a shows a typical speech signal plotted on a log scale as a function of time. The vertical log scale reflects the fact that the human ear perceives sound levels logarithmically. Ordinary speech has a dynamic range of approximately 30 dB,<sup>2</sup> which means that the ratio of the loudest sound to the softest sound is 1000 to 1, as can be seen from Fig. 9.2a. Combining this with the fact that human hearing is such that it takes a doubling of power (3 dB) to give a noticeably louder sound, we can divide (quantize) the dynamic range into 3 dB segments, which gives us 10 intervals for the dynamic range, as shown in Fig. 9.2a. The 10 distinguishable states in the speech signal imply that the quantity of information at any moment of time *t* is

$$I_o = \log_2 10 = 3.32 \,\mathrm{bits}$$
 (9.4)




FIG. 9.2 (a) A typical speech signal showing a 30 dB dynamic range. Along the vertical scale the signal is divided into 10 information states (bit depth), (b) Screen of a picture tube showing 525 lines (called raster lines) which the electron beam, sweeping from side to side, displays. All lines are unmodulated, except for one as indicated.

<sup>2</sup>A decibel (dB) was already defined in Section 5.4 as the smallest change in sound level which the human ear can distinguish. The average ear, on the other hand, can only detect a 3 dB change in sound level, that is, a doubling of power (which means that when increasing the sound level by increasing the power of an audio amplifier from 50 to 100 W, or for that matter, from 1 to 2 W, a listener will be barely aware that a change in sound level has taken place; to an audiophile just about to invest in expensive audio equipment, this is usually a surprising fact). When used as a measure of change in power *P*, dB is defined as 10 log  $10P_2/P_1$ . Therefore, a 1000 to 1 range translates into 10 log  $10P_2/P_1 = 10log_{10} 10^3 = 30$  dB. Under more controlled (quiet) conditions a 1000 to 0.1 dynamic range is possible which translates to a 40 dB range. Classical music, especially, has even a larger dynamic range, whereas background music (elevator music) or rock-and-roll is characterized by a narrow range.

We need to clarify resolution along the vertical scale, which is the resolution of the analog sound's amplitude. Using 10 quantizing steps is sufficient to give recognizable digital speech. However, a much higher resolution is needed to create high-fidelity digital sound. Commercial audio systems use 8 and 16 bits. For example, the resolution obtainable with 16-bit sound is  $2^{16} = 65,536$  steps or levels. As bit depth (how many steps the amplitude can be divided into) affects sound clarity, greater bit depth allows more accurate mapping of the analog sound's amplitude.

## 9.3.4 Television signal

Let us first study the earlier technology of black and white analog television. As the information that needed to be displayed on receiver screens increased rapidly, digital color television evolved and will be addressed later in the chapter. A television picture in a black and white TV is produced by an electron beam moving across the screen of a picture tube (the technical name is CRT or cathode ray tube). A coating of phosphorus (actually an array of discrete phosphorus dots) on the inside of the picture tube screen lights up at those points that are struck by the electron beam. The electron beam moves repeatedly from side to side, tracing out 525 visible horizontal lines on the screen, which is called a frame. As the beam moves across the screen, its intensity also varies, producing 525 lines of varying brightness, as shown in Fig. 9.2b, which the eye interprets as a picture. It is the video signal, a component of the received television station signal, which controls the intensity variations of the electron beam. Another component of the station signal synchronizes the beam in the picture tube to a scanning beam inside a television camera which is photographing a scene to be transmitted. To capture moving scenes, television cameras produce 30 frames per second.

Intensity variations along a horizontal line cannot be arbitrarily fast. Let us say that we want to display alternating light and dark spots as, for example, a single row of a checker board. The circuitry<sup>3</sup> of a TV set limits the variations in brightness to about 500 alternating black and white spots along one horizontal line, also referred to as 500 pixels (picture elements) or as 500 lines of horizontal resolution. Thus the best that a TV set can do is display 250 dark and 250 light spots along a single line. For each pixel the eye can perceive about 10 gradations of light intensity (brightness). The brightness of a pixel depends on the

<sup>&</sup>lt;sup>3</sup>If the station signal were to vary faster, the beam would blur or smear the variations along a line. We say that the TV set circuitry, which is designed (by NTSC standards) to have a maximum bandwidth of 6 MHz, cannot follow more rapid variations than 500 pixels per line. Faster-changing signals which require a larger bandwidth are simply smeared. For example, a TV set, when used as a monitor, can display about 40 columns of type. A typical typed page, on the other hand, requires about 80 columns, implying that computer monitors must have at least 12 MHz of bandwidth, with high-resolution monitors having much more bandwidth than that. To verify the above 6 MHz bandwidth for TV sets, we observe that ideally a TV screen should be able to display 500  $\cdot$  525  $\cdot$  30 = 7.8  $\cdot$  10<sup>6</sup> pixels per second. Equating the time interval between two pixels (one light and one dark) with the period of a sinusoidal signal, we obtain 3.9 MHz, which is reasonably close to the 4.2 MHz video signal component of a 6 MHz TV signal.

strength of the electron beam at the pixel location. If we take a pixel, which is 1/500 of a line, as the basic information interval, we have as its quantity of information (for black and white TV)

$$I' = \log_2 10 = 3.32$$
 bits per pixel (9.5)

We could also consider a single line as our basic information interval. Given that we have 10 states in each pixel and 500 pixels per line, the number of possible states in each line is  $10^{500}$ . We can now define the quantity of information in one line as

$$I' = \log_2 10^{500} = 1661 \text{ bits per line}$$
(9.6)

Similarly, the number of possible states per frame is  $10^{500 \times 525}$ , which gives as the quantity of information per frame

$$I' = \log_2 10^{262,500} = 872,006 \text{ bits per frame}$$
(9.7)

If we consider that 30 frames per second are received, we obtain  $10^{500 \times 525 \times 30}$  possible states, which gives

$$I' = \log_2 10^{7,875,000} = 26.2 \cdot 10^6 \text{ bits per second}$$
(9.8)

In conclusion, we observe that the quantity of information must always be identified by the length of the interval.

## 9.4 Information rate

Typically the displays considered in the previous section change with time. We can express the rate of information change in units of bits per day, bits per hour, or what is adopted as a standard, bits per second. The rate of transmission of information I is defined as the product of the number n of identifiable intervals per second during the message and the quantity of information  $I_o$  which is in each interval, that is,  $I = nI_o$  or

$$I = n \log_2 \text{ Sbits per second(bps)}$$
(9.9)

where *S* is the number of states in the interval, as defined by Eq. (9.1).

Note that rate is independent of interval length and is expressed in bits per second. Furthermore, convention is that the stated rate is always the maximum possible rate for a system. For example, if the traffic light display board in Fig. 9.1a is designed to change once every 15 s, then during an hour it will have changed 240 times, giving  $240 \cdot 3 = 720$  bits for the maximum possible quantity of information. It is irrelevant that the rate is 0 at times when the display is shut down, or has a rate less than 720 bits per hour when at times the display malfunctions. The rate that characterizes this system is always the maximum rate of 720 bits per hour.

## 9.4.1 Traffic light

The information rate of the traffic light system in Fig. 9.1a, if it changes once every 15 s, is

$$I = \frac{1}{15} intervals/s \cdot 3 \text{ bits/interval} = \frac{1}{5} \text{ bits/s}$$
(9.10)

## 9.4.2 Teletype

Teletype machines ran typically at 60 words per minute when reading the punched ribbons. If the average word contains 5 letters followed by a space, we need 6 codes per second when receiving 1 word per second. The information rate is therefore, using Eq. (9.9),

$$I = 6 \frac{\text{codes}}{\text{word}} \cdot 1 \frac{\text{word}}{\text{s}} \cdot \log_2 2^5 \frac{\text{bits}}{\text{code}}$$

$$= 6 \log_2 2^5 = 6 \log_2 32 = 30 \text{ bits/s}$$
(9.11)

where the code rate is equal to n = 6 codes/s.

## 9.4.3 Speech signal

A speech signal, as in Fig. 9.2a, is a continuous mix of many frequencies. The predominant frequencies in speech are in the range of 100 Hz–3000 Hz. Technically speaking, we say that speech has a frequency bandwidth of 2900 Hz. Speech sounds quite natural with frequencies restricted to this range—note the good quality of speech on telephones which are restricted to the above bandwidth.

The example of a speech signal or any other that is a continuous (analog) signal is fundamentally different from the previous examples of the traffic light and the teletype machine that display discrete (digital) signals. There we talked about information per code, meaning information per interval during which the code is displayed. We assigned a binary number, shown in Fig. 9.1a, to each discrete state of the lights. This number remained unchanged during the interval that the lights did not change. We had a digital input (state of the three lights) and a digital output (the binary numbers). Output in digital form is required for processing by a computer. Similarly, for an analog signal such as a speech waveform, we would like to abstract a corresponding digital signal for processing in digital form. It appears that this should not be any more difficult than in the previous case. All that needs to be done is assign a binary number to each of the 10 states of the speech signal in Fig. 9.2a, and we have our digital form. What is different though is that the magnitude of the analog signal is continuously changing with time, requiring continuously changing binary numbers. We are now presented with a dilemma: a number needs a finite time for its display, but if the signal changes significantly during the display time, the number has little meaning. Clearly, we must choose a display time short enough so the signal remains approximately constant in that time interval. This means that the rapidity with which the analog signal is changing determines the sampling intervals. Fortunately, a rigorous sampling theory exists which puts these notions on a precise foundation and allows a design engineer to choose the best sampling rate.

#### Conversion to digital: The sampling process

Fig. 9.3a shows a speech signal v(t) in which the horizontal time axis has been divided into sampling intervals of duration  $t_s$ . The sampling rate, which is the number of sampling intervals per second, is then a frequency  $f_s$  equal to  $1/t_s$ . Clearly, the fastest changing parts of the signal determine the length of  $t_s$ . To obtain an estimate of what  $t_s$  should be, consider the fastest wiggle that can be observed in the signal and then imagine the wiggle to be a short segment of a sinusoid (shown dotted in Fig. 9.3a). It is reasonable to associate the frequency of this sinusoid with the highest frequency  $f_h$  that is present in the signal. For the wiggly part of the signal to stay approximately constant during a sampling period  $t_s$ ,  $t_s$  must be shorter than the period of the wiggle or, conversely, the sampling rate must be faster than the highest frequency in the speech signal.

The question, "What is the appropriate sampling rate?" is precisely answered by the *Nyquist sampling criterion* which states that no information is lost by the sampling process if the sampling frequency  $f_s$  satisfies the criterion<sup>4</sup>


$$f_s \ge 2f_h \tag{9.12}$$

where  $f_h$  is the highest frequency present in the waveform being sampled. Thus, if the signal is sampled twice during each period of the highest frequency in the signal, we have converted the signal to digital form for further processing (by a computer, for example) and for transmission. The Nyquist criterion guarantees us that the sampled signal  $v_s$  which is a sequence of discrete values, v(0),  $v(t_s)$ ,  $v(2t_s)$ ,  $v(3t_s)$ , ..., contains all the information of the original analog signal and in fact the original signal v(t) can be uniquely extracted from  $v_s(t)$ . This rather amazing and not at all obvious result—which implies that valuable information is not lost in the sampling process—is demonstrated whenever we use digital audio and video. The concepts presented in this paragraph are known as the *sampling theorem*.

How is such sampling performed in practice? Fig. 9.3b shows a sampling function, call it *s* (*t*), which can be produced by a high-speed electronic switch.<sup>5</sup> If *s*(*t*) is multiplied by an analog signal v(t), we obtain the sampled signal  $v_s(t) = v(t) s(t)$ . Thus the sampling operation is simply multiplication by *s* (*t*), where *s* (*t*) is nothing more than a periodic pulse

<sup>4</sup>Since the highest frequency  $f_h$  and the bandwidth B of a speech signal are approximately equal, (9.12) is often stated as  $f_s \ge 2B$ . Bandwidth is a range of frequencies, typically defined as  $B = f_h - f_h$  where the subscripts h and ldenote the highest and lowest frequencies. Since speech covers the range from the lowest frequency (approximated by 0) to about 3000 Hz, the bandwidth of speech is B = 3000 Hz and we can state that  $f_h = B$ . Speech is also referred to as being at *baseband*. Baseband systems transmit the basic or original signal with no frequency translation. Since a baseband signal such as speech is limited to a short distance over which it can be heard, it can be placed on a carrier which has the desirable property of traveling long distances with little attenuation. For example, in Chapter 5 we studied **AM** radio which takes a baseband signal such as speech or music and superimposes it (called modulation) on a high-frequency signal (the carrier) which can travel far into space.

<sup>5</sup>For purposes of illustration, Fig. 9.3c shows a rotating mechanical switch which periodically connects the input signal to the output and thereby provides sampled values. If the switch rotates at the Nyquist rate or faster, it will make contact for a brief time (assumed to be  $\tau$  seconds) and by that means allow a small portion of the analog signal to pass through, repeating the process every *t*<sub>s</sub> seconds.



**FIG. 9.3** (a) A speech signal v(t) divided into sampling intervals whose length is determined by the highest frequency present in the signal, (b) A sampling function is a periodic train of pulses, (c) A switch rotating at the Nyquist rate gives sampled values of the signal at periodic intervals.

train as shown in Fig. 9.3b. Note that the width  $\tau$  of the sampling pulses is not really important as long as  $\tau$  is much smaller than the sampling period  $t_s$  (if  $\tau$  becomes vanishingly small, we refer to it as an *ideal sampling train*).

## Reconstructing the analog signal

How do we know that the sampled signal contains all of the information of the original analog signal? To answer this question, we must look at the frequency content of our analog signal. The analog signal can be described uniquely in the time domain as v(t) or in the frequency domain as V(f), where V(f) gives the amplitudes of all the frequencies that are present in the analog signal. The Fourier transform relates v(t) and V(f) in the two domains.

## Detour: Signals and their spectra

Before we go on, let us familiarize ourselves with some common signals and their spectra. In Section 5.6 we already introduced the Fourier series which related a periodic time signal to its *discrete* spectrum—"discrete" meaning that only specific frequencies were present. Similarly we can show that an aperiodic signal such as single pulse in the time domain will give a spectrum that is *continuous*—"continuous" meaning that all frequencies are present. Fig. 9.4 gives a table of familiar time-domain functions and their spectra. For example, Fig. 9.4a, a sinusoid  $\cos 2\pi f_o t$ , has obviously only a single frequency  $f_o$  for





FIG. 9.4 Time-domain signals and their spectra in the frequency domain, obtained by Fourier-transforming the time signals.

its spectrum. Similarly a DC voltage, Fig. 9.4b, has a single frequency f = 0 for its spectrum. These are two examples of uniform motion in the time domain which are single-frequency phenomena. Nonuniform and abrupt motions, on the other hand, result in a spread of frequencies, as Fig. 9.4c–e illustrates. Fig. 9.4c, a square pulse such when a battery is turned on and off, results in a continuous spectrum referred to as a sinc function. A highly useful signal is obtained by starting with a single-frequency sinusoid and turning it on and off as shown in Fig. 9.4d. The frequency spectrum of such a signal is the frequency spectrum of a pulse, shape V(f) in Fig. 9.4c, but shifted to the frequency  $f_o$ . In other words we have placed the baseband information of a pulse on a carrier which can transmit the baseband information over long distances solely determined by the properties of an electromagnetic wave of frequency  $f_o$ . A series of pulses representing binary numbers is transmitted that way. A final figure to become familiar with is a very sharp and narrow pulse in time (a lightning stroke, a sharp noise spike, etc.) which yields a frequency spectrum, as in Fig. 9.4e, which is *uniform*—meaning that all frequencies are present in equal

strength. We can now make a general observation: a gradually changing signal in t has a narrow spread of frequencies whereas an abruptly changing signal produces a wide spread of frequencies. Note that a square pulse of length T seconds will have most of its frequencies concentrated in a bandwidth of 1/T Hz—implying that a very abrupt pulse for which T is very short will be, so to speak, all over the place in the frequency domain. This inverse relationship between t and f is fundamental to the Fourier transform.

Let us return to the reconstruction of a sampled signal. Say the spectrum of an analog signal v(t) to be sampled looks like that in Fig. 9.5a: it has a strong DC component (f = 0) with the higher frequencies tapering off linearly to zero at *B*, which we call the bandwidth of the analog signal (in the time domain a signal  $v(t) = (\sin t/t)^2 = \sin c^2 t$  would produce such a spectrum). The highest frequency *f* in this band-limited signal is therefore  $f = f_h = B$  and no frequencies beyond *B* exist in the signal.

The reconstruction of the original analog signal from the sampled signal is surprisingly simple once we realize that the spectrum of the sampled signal is just like the original spectrum except that it repeats itself periodically as shown in Fig. 9.5b. This repetition of the spectrum in the frequency domain is a consequence of sampling the analog signal periodically in the time domain.<sup>6</sup> The period of the new spectrum is equal to the sampling rate  $f_s$ . It appears that the sampling operation has preserved the message spectrum because the spectrum of the original signal and the sampled-signal spectrum for which  $f \leq B$  are identical—as long as the sampling is done at the Nyquist rate or faster (oversampling). But when undersampling, Fig. 9.5d shows that the replicas overlap, which alters and distorts the baseband, making recovery impossible. The recovery of the original signal, not at all obvious in the time domain, is obvious in the frequency domain: merely



**FIG. 9.5** (a) The spectrum of an analog signal, (b) The spectrum of the same signal but uniformly sampled at the rate  $f_s = 2B$ . (c) The spectrum when oversampled at  $f_s > 2B$ . (d) The spectrum when undersampled at  $f_s < 2B$ .

<sup>6</sup>The fact that the spectrum after sampling is the sum of V(f) and an infinite number of frequency-shifted replicas of it is a property of the Fourier transform: multiplication of two time functions, as in  $v(t) \cdot s(t)$ , is equivalent to the convolution of their respective Fourier transforms V(f) and S(f).

eliminate the frequency content in the sampled-signal spectra above the baseband frequency *B*. In other words, eliminate the extra replicas which were created by the sampling process, and one is left with the original signal. It is that simple. In a real situation once a sampled signal is received, it is passed through a low-pass filter which eliminates all frequencies above f = B, thus reproducing the original signal in real time at the receiving end.

We can use a simple RC filter, covered in Sections 2.3 and 5.5, to perform the low-pass filtering. The RC filter shown in Fig. 2.6 (repeated in Fig. 9.7b), has a cutoff frequency

$$f_h = B = \frac{1}{2\pi RC} \tag{9.13}$$

and its bandwidth is sketched in Fig. 9.6a.<sup>7</sup> Passing an analog signal that is sampled at  $f_s = 2B$  through such a filter would "strip off" all high frequencies above *B*, as suggested in Fig. 9.6b, leaving the original analog signal, Fig. 9.6c. It should also be evident that oversampling, even by a small amount can be very beneficial as it creates guard bands between the replicas. Guard bands, as is evident in Fig. 9.5c, are dead zones of frequencies in the range  $B < f < f_s - B$ . The existence of guard bands makes the design of the RC filter less critical because now the cutoff frequency Eq. (9.13) can be anywhere in the guard band for the filter to be effective. Note that when sampling is at precisely the Nyquist frequency, the guard band is zero, as shown in Fig. 9.5b.

There are two mechanisms that can cause severe distortion. One occurs when the analog signal possesses frequencies beyond a bandwidth that contains most of the signal.<sup>8</sup> For example, even though speech as shown in Fig. 9.7a is concentrated at frequencies less than 3000 Hz, implying that a sampling frequency twice that should be adequate for sampling the speech signal, speech does have frequency content beyond 3000 Hz. It is the





FIG. 9.6 Recovery of the original signal from the sampled signal. A low-pass filter (a) eliminates all replicas in the spectrum of the sampled signal, (b) allowing only the spectrum of the original signal (c) to pass.

<sup>7</sup>For the sake of simplicity, we are using an elementary RC filter which attenuates the high frequencies slower than the slope of the filter in Fig. 9.6a suggests. To obtain the sharper cutoff characteristics H(f) shown in Fig. 9.6a, filters more complex (and more expensive) than the simple RC filter are used in practice. An ideal filter would have a slope which is vertical (see Fig. 9.10b), that is, pass all frequencies up to *B* equally and completely attenuate all frequencies larger than *B*. One reason for oversampling is that shallow-slope filters become usable instead of steep-slope filters which are expensive, complicated, and difficult to design.

<sup>8</sup>Real signals are rarely band-limited, i.e., confined to a band of frequencies with no frequencies outside that band. The reason is that real signals are time-limited, that is, they have a beginning and an end and therefore cannot be band-limited simultaneously. An examination of our table of signals and their spectra, Fig. 9.4, confirms this as it shows that only unlimited signals in time (Fig. 9.4a and b) can be band-limited. It shows the remaining time-limited signals to have unlimited bandwidth.



**FIG. 9.7** (a) A typical frequency spectrum of a speech signal, (b) A simple low-pass filter. Generally more elaborate filters with sharper cutoff characteristics are used, (c) Speech spectrum after passing the speech signal through a low-pass filter.

frequency content beyond 3000 Hz that will cause distortion if sampling is at  $2 \times 3000$  Hz because these frequencies are in effect undersampled and therefore will show up in the baseband, making distortion-free recovery impossible—this is identical to the distortion suggested in Fig. 9.5d. A distortion mechanism in which replica frequencies of a sampled signal overlap the baseband is called *aliasing*, meaning that high-frequency components take on the identity of a lower frequency in the spectrum of the sampled signal. To avoid such distortion, frequencies above 3000 Hz in the original signal must be removed once it is decided to sample at a 6000 Hz rate. This is called prefiltering of the original signal and is accomplished by passing the signal through a low-pass RC filter before sampling the signal. Of course, to avoid aliasing we can always sample at a faster rate. The second distortion mechanism occurs when the signal is undersampled, *causing* aliasing. The remedy is to sample at a faster rate.

#### Example 9.1

The frequency spectrum of a typical speech signal is shown in Fig. 9.7a. It shows that even though speech can have frequencies as high as 10 kHz, much of the spectrum is concentrated within 100–700 Hz, with it sounding quite natural when the bandwidth is restricted to 3 kHz. Show the necessary design steps to transmit this as a digital voice signal over telephone lines.

Telephone speech signals are generally restricted to 3 kHz of bandwidth. To prepare this signal for sampling, which must be done at least at a 6 kHz rate, we will first low-pass filter the speech signal by passing it through an RC filter of the type shown in Fig. 9.7b. Such prefiltering will eliminate aliasing errors. If we choose the cutoff frequency of the filter as 3 kHz, then from Eq. (9.13), the resistance is calculated as  $R = 1060 \Omega$  if capacitance is chosen to have a value of  $C = 0.05 \mu$ F. The spectrum of a prefiltered speech signal looks like that shown in Fig. 9.7c. Generally one samples at a higher rate than 6 kHz to ensure separation of baseband and replica spectra (i.e., create guard bands) and to compensate for poor filtering characteristics of non-ideal filters which do not have sharp cutoff characteristics. A standard for telephone systems is to sample at 8 kHz.

# Example 9.2

The device that makes conversions of analog signals to a digital form is the *analog-to-digital converter* (ADC). Every ADC requires a certain amount of time to perform the A/D conversion. A typical ADC device is characterized by a maximum conversion time of 40  $\mu$ s. What is the highest-frequency signal that could be sampled on the basis of the Nyquist criterion?

The highest rate of data conversion using this device is

$$f_{\rm max} = \frac{1}{40\,\mu \rm s} = \frac{1}{40 \cdot 10^{-6} \rm s} = 25 \rm \, kHz$$

If this is to be the highest sampling frequency, then according to the Nyquist criterion, the highest signal frequency that can be represented without distortion is

$$\frac{1}{2}f_{\text{max}} = \frac{25 \text{ kHz}}{2} = 12.5 \text{ kHz}$$

#### Example 9.3

The rudder position of an airplane is telemetered by a signal which has a bandwidth of 0-30 Hz. What is the shortest time for this signal to change to a distinctly new state?

Referring to the fastest-changing part of a signal such as the "wiggle" in Fig. 9.3a, we see that when the signal changes from a min to a max, that change takes a time of a half-cosine. This time is a measure of the speed with which the rudder can change to a new position. Since the shortest time for a signal change is determined by the highest frequency in the signal bandwidth, we calculate that

$$\frac{1}{2} \cdot \frac{1}{30 \text{Hz}} = 0.017 \text{ s}$$

is the shortest time.

An acceptable answer to this problem can also be obtained by equating the shortest time with the 10–90% rise time of a pulse considered in Eq. (5.32) of Section 5.6. The rise time can be considered as the minimum time needed to change from one state to another. Thus  $t_r = 0.35/f_h = 0.35/30$  Hz = 0.012 s, which is somewhat shorter than the half-cosine time—not unexpected as  $t_r$  is taken between 10% and 90% of the rise to a new state.

## Example 9.4

A temperature transducer is a device that converts temperature to an analog (continuous) electrical signal. A particular temperature transducer is listed as having a time constant  $\tau$  of 0.4 s. (a) What is the signal bandwidth that can be associated with such a transducer? (b) If the transducer signal is to be converted to a digital signal by sampling, how frequently must the transducer output be sampled?

(a) Specifying a device by a time constant implies it is a linear, first-order system such as an RC low-pass filter considered previously in Eq. (9.13). Any transducer should be able to follow slow variations, but eventually due to inertia of its parts, will cease to produce output when the input varies too quickly. To use a time constant and its associated bandwidth to describe when a transducer fails to follow input variations, consider the corner frequency of a low-pass filter, which is the frequency at which the output has decreased by 3 dB. Using Eq. (9.13) we have that  $f_h = B = 1/2\pi RC = 1/2\pi\tau$ , where the time constant is  $\tau = RC$ . Hence, the signal bandwidth *B* is given by  $B = 1/2\pi\tau = 1/(2\pi \cdot 0.4 \text{ s}) = 0.398$  Hz. Should the temperature vary faster than this frequency, the transducer would not be able to follow and hence could not generate a corresponding electrical signal that is higher in frequency than 0.398 Hz.

*Note*: to refresh the relation between time constant and bandwidth, the student should review Eqs. (6.27, p. 251), (5.32, p. 211), (5.22, p. 204), and (2.14, p. 90), and Section 1.8.2, "Time Constant," which follows Eq. (1.53, p. 39).

(b) Once we decide on a sampling frequency for the analog signal, we must make sure that no frequencies greater than half the sampling frequency are present in the analog signal. We can do this by passing the analog signal through a low-pass filter. Ideally, the filter should have a very sharp cutoff at half the sampling frequency. The penalty for using a filter with a gradual roll-off such as the simple RC filter is a higher sampling frequency.

It was shown that the highest signal frequency available from the transducer is 0.398 Hz. If we were sure that no higher frequencies are present, then sampling at  $2 \cdot 0.398 = 0.796$  Hz would be sufficient. In practice, however, we would first pass the transducer output through a low-pass filter with a cutoff frequency of, say, 0.45 Hz. Then instead of sampling at the required minimum rate of  $2 \cdot 0.45 = 0.9$  Hz we should slightly over-sample at 1 Hz to account for presence of any low-amplitude higher frequencies that might get past the filter because the filter roll-off might not be sufficiently steep. Sampling at 1 Hz (that is, taking one sample every second) should give a sufficient safety cushion for good performance.

## 9.4.4 Information rate of speech

Now that we have established what the sampling rate for a continuous signal must be, we can find the information rate of a speech signal. For transmission of speech by telephone, telephone circuits limit the maximum frequency to about 3000 Hz. The Nyquist

criterion tells us that the slowest that we can sample such a signal is at 6000 Hz; sampling at this rate guarantees that the original signal can be reconstructed. Thus in such a system, with 10 distinguishable volume levels as shown in Fig. 9.2a, the information rate is

$$I = 2 \times 3000 \times \log_2 10 = 19,920 \text{ bits/s} \approx 20 \text{ kbps}$$
 (9.14)

#### Example 9.5

For comparison, let us look at commercial telephone lines and at compact CDs.

For digital transmission of voice in the telephone network, the sampling rate is 8000 Hz, and 8 bits (or  $2^8 = 256$  resolution or quantizing levels) per sample are used (to use 256 quantizing levels implies that the noise on the telephone line must be sufficiently low to allow the division of the voice amplitude into 256 steps). The sampling rate corresponds to a maximum voice frequency of 4000 Hz but the voice signal is filtered so that its spectrum is in the range of 300–3400 Hz, allowing for a small guard band. Thus, to send a voice signal as a bit stream one must send 8 bits, 8000 times per second, which corresponds to a bit rate of 64 kbps.

For the example of a compact disc, assume the sampling rate is 40 kHz, which corresponds to a maximum frequency of 20 kHz for the audio signal. The amplitude of each sample of the signal is encoded into 16 bits (or  $2^{16} = 65,536$  quantization levels), giving it a bit rate of  $16 \cdot 41 = 656$  kbps for each of the left and right audio channels. The total rate is therefore 1.3 Mbps. A 70-min CD stores at least  $70 \cdot 60 \cdot (1.3 \cdot 10^6) = 5460$  Mbits or 5460/8 = 682 Mbytes, which makes CD-ROMs a convenient medium to distribute digital information such as software programs.

#### Example 9.6

Compare music CDs' 44 kHz, 16-bit sound and 22 kHz, 8-bit sound.

We can ask how much resolution is needed to create convincing digital sound. When converting an analog signal to digital we speak of resolution in two dimensions: along the horizontal axis we sample the signal at discrete intervals and along the vertical axis we quantize the amplitude. As Fig. 9.8 illustrates, the important factors in producing a convincing digital reproduction of natural sound are sampling frequency (how often the change in amplitude is recorded) and bit depth (how many steps the amplitude can be divided into, also known as quantization). The sampling frequency must be at least twice the rate of the analog sound's frequency (if sampling and sound frequency were the same, one would keep sampling the sound wave at the same point in its cycle, producing a straight line, or silence). Sampling at 44 kHz can capture sounds with frequencies up to **22** kHz, which can be considered the full range of human hearing. Bit depth affects sound clarity. Greater bit depth allows more accurate mapping of the analog sound's amplitude.




FIG. 9.8 Comparison of high-resolution 16-bit sound sampled at 44 kHz to 8-bit, 22 kHz sound.

## 9.4.5 Information rate of television signal

Digital color television will be considered later in the chapter. In this section, to introduce the basic principles, we use the early analog television. A picture is created on an analog black and white television screen by an electron beam sweeping out a frame of 525 horizontal lines every 1/30 of a second. If each line can display 500 pixels, the rate of pixel display is

$$n = 500 \times 525 \times 30 = 7.875 \cdot 10^6 \text{ pixels/s}$$
 (9.15)

Since we assumed that there are 10 gradations of light intensity which the eye can perceive at any point in the received picture, we have for the information rate of television

$$I = n \log_2 10 = 7.875 \cdot 10^6 \times 3.32 = 26.2 \text{ Mbits/s}$$
(9.16)

The information rate of a television signal is therefore 26.2 megabits per second. TV signals<sup>9</sup> are assigned a bandwidth of 6 MHz per channel, of which the video portion takes up 4.2 MHz. Previously TV signals were amplitude-modulated (AM) analog signals. A question naturally arises: if TV signals were digitized, how much bandwidth would be required to transmit such a signal, and would it be possible to send it over a 4.2 MHz bandwidth? If we use simple on–off coding (pulse-code modulation or PCM) which achieves at best

<sup>&</sup>lt;sup>9</sup>For example, channel 2 is assigned the frequency spectrum of 54–60 MHz. The frequency spectrum in MHz of the VHF TV channels is **2**, 54–60; **3**, 60–66; **4**, 66–72; **5**, 76–82; **6**, 82–88; **7**, 174–180; **8**, 180–186; **9**, 186–192; **10**, 192–198; **11**, 198–204; **12**, 204–210; **13**, 210–216. The UHF channels 14 and up are in the range of 470–806 MHz.

2 bits/cycle (or 2 bps/Hz), then a bandwidth of 26.2 Mbps/2 bps/Hz = 13.1 MHz is needed. To send a 26.2 Mbps digital signal over a 4.2 MHz channel would require ingenious coding with an efficiency of 26.2/4.2 = 6.2 bits/cycle. Another possibility would be a band-compression technique which would compress the 26.2 Mbps digital signal to a 9.2 Mbps signal. A 9.2 Mbps signal could then be transmitted in a 4.2 MHz-wide channel.

The quality of a TV picture is limited by the resolution in the vertical and horizontal direction. For each direction, resolution is expressed in terms of the maximum numbers of lines alternating between black and white that can be resolved.

## Vertical direction

Resolution in this direction is primarily specified by the number of horizontal scanning lines (also called raster lines) when system specifications were adopted. In the United States, the NTSC (National Television System Committee) standard specifies 525 horizontal lines per frame. In Europe it is 625 lines, and the HDTV (high-definition television) standard has 1125 lines. In practice, however, the 525 lines of the NTSC format must be reduced by the retrace lines, leaving about 483 lines, and not all of these can be active in image formation because in general the raster does not align perfectly with the rows of the image. Arbitrary raster alignment typically reduces the 483 line resolution by a factor of 0.7.

## Horizontal direction

Horizontal resolution is determined by the 4.2 MHz bandwidth (*B*) allotted to the video signal. It is expressed in terms of the maximum number of lines that can be resolved in a TV picture along the horizontal direction. If we assume the incoming video signal is a sinusoid, varying at a maximum frequency limited only by the bandwidth *B*, i.e.,  $f_{max} = B$ , the resulting TV picture would be a sequence of alternating dark and light spots (pixels) along each horizontal scanning line.<sup>10</sup> The spacing between spots would be a half-period of the sinusoid, in other words, two spots per period of  $f_{max}$ . This gives for the horizontal resolution  $R_h$ 

$$R_h = 2B(T - T_r)$$
(9.17)

where *T* is the duration of one scanning line (equal to  $1/(525 \text{ lines per frame} \times 30 \text{ frames} \text{ per second}) = 63.5 \,\mu\text{s}$  per line) and  $T_r = 10 \,\mu\text{s}$  is the retrace time per line. Using these figures we can calculate a horizontal resolution of 449 lines. This is rarely achieved in practice and a resolution of 320–350 lines is common in typical TV sets. For comparison, the resolution of VCRs is only about 240 lines.

<sup>&</sup>lt;sup>10</sup>If the spots of the 525 scanning lines line up vertically, we would see vertical lines fill a picture frame. Therefore, it is common practice to speak of lines of resolution in the horizontal direction.

#### Example 9.7

The characteristics of a HDTV are 1125 horizontal lines per frame, 30 frames per second, and a 27 MHz bandwidth. Find the line frequency, horizontal resolution, and number of pixels per frame.

 $T_{\text{line}} = (1/30) \text{s}/1125$  lines = 29.63 µs/line, which gives for the line frequency  $f_{\text{line}} = 1/T_{\text{line}} = 33,749$  lines per second.

Horizontal resolution, using Eq. (9.17), is  $R_h = 2.27$  MHz (29.63–2.96)µs = 1440 pixels or lines of horizontal resolution. In the above calculation 10% of the time needed to trace one horizontal line was used as the retrace time.

The maximum number of pixels per frame is therefore  $1440 \cdot 1125 = 1.62$  million. In practice this number would be less as the number of resolvable horizontal lines might only be around 800 (1125 is the number of scanning lines).

#### Example 9.8


Calculate the time it would take to fax a magazine page,  $30 \times 50$  cm in size with a resolution of 40 lines/cm, over a voice telephone channel with a bandwidth of B = 3 kHz. Assume zero time for horizontal and vertical retrace and that all scanning lines are active.

The number of pixels per page are  $(30 \cdot 40) \cdot (50 \cdot 40) = 2.4$  million. Assuming that we can transmit 2 pixels per period of the highest frequency in the bandwidth, the rate of pixel transmission is then  $f = (3 \cdot 10^3 \text{ periods/s}) \cdot (2 \text{ pixels/period}) = 6 \cdot 10^3 \text{ pixels/s}$ . The time for transmitting a page is then given by  $T_{\text{page}} = 2.4 \cdot 10^6/6 \cdot 10^3 = 400 \text{ s} = 6.7 \text{ min}$ .

## 9.5 Digital communication networks

The majority of today's communication systems are digital. It is much cheaper to store, manipulate, and transmit digital signals than analog signals because advances in electronics have made digital circuits more reliable and cheaper than analog circuits.

One of the advantages of digital communication is noise-free transmission of messages over long distances. A transmitted signal continues to deteriorate with distance because noise is continuously adding along the path of the channel as suggested in Figs. 9.9 and 9.16. Analog signals become progressively more contaminated with noise, and because they are complex, cannot be regenerated to their original shape at the receiving end. Digital signals, on the other hand, are simple on–off pulses which also become contaminated and distorted as they travel, but as long as one can still recognize the presence or absence of a pulse at the receiving end the original digital message can be completely restored. Communication or transmission channels respond to the different frequencies of a signal much like a low-pass RC filter. Transmission lines like a coaxial cable transmit low



**FIG. 9.9** Block diagram of a communication system. Noise which will distort the message, is added along the communication channel which can be free space or transmission lines such as twisted copper wire pair or coaxial or fiberoptic cable.

frequencies well but gradually begin to attenuate higher frequencies, which is exactly how a simple low-pass RC filter behaves (see Fig. 9.14).

Another advantage, not available to analog signals, is *time-domain multiplexing*. Its use is a natural in digital systems. It is a technique for packing many digital messages in a single channel, making for very efficient transmission of information. Before we continue with multiplexing, let us consider bandwidth first.

## 9.5.1 Bandwidth

There is no universally satisfying definition for bandwidth. Bandwidth gives important information about the signal in the frequency domain. We have already used it in connection with analog signals. There we stated that bandwidth of a continuous signal is simply equal to the difference between the highest and lowest frequencies contained in the signal. For digital signals, though, the discontinuous steps of the digital pulses introduce infinite frequencies and use of bandwidth is more challenging—sometimes bandwidth is even confused with the bits per second information rate which gives important information about the digital signal in the time domain. Bandwidth is used in two ways: to characterize a signal and to characterize a system. Let us first consider typical analog signals such as speech.<sup>11</sup>

## 9.5.2 Bandwidth of signals

If we state that a signal has a bandwidth *B*, we mean that the signal contains a range of frequencies

$$B = \Delta f = f_2 - f_1 \tag{9.18}$$

<sup>11</sup>Technically speaking we do not need to differentiate between analog and digital signals. After all, we need only to look at the spectral content of each signal, the extent of which determines bandwidth. Typical analog signals, though, usually have a finite bandwidth, whereas digital signals usually have unlimited bandwidth, as a look at Fig. 9.4 shows. But also for digital signals it is useful to specify a finite bandwidth. We define bandwidth for digital signals as a range of frequencies that contains most of the energy of the signal. For example, we normally state that the bandwidth *B* of a *T*-long pulse is B = 1/T, because as shown in Fig. 9.4 c, most (90%) of the energy of the pulse is contained between the frequencies of 0 and 1/T. Note that Fig. 9.4 shows signal spectra; the energy or power spectrum is the square of the signal spectrum.

where  $f_2$  is the highest, and  $f_1$  the lowest, significant frequency of the signal. Fig. 9.7c shows the bandwidth of a telephone speech signal, where B = 3 kHz with  $f_2 = 3$  kHz and  $f_1 \approx 0$ . We say this signal is at baseband.<sup>12</sup> Baseband signals are produced by sources of information. In music or speech directed at a microphone or a scene filmed by a video camera, the microphone and the camera will produce baseband signals. For transmission purposes baseband signals are shifted to higher frequencies by the modulation process and are then referred to as passband signals. For example, if a telephone speech signal were to be broadcasted on the AM band by, say, station WMVP, the speech signal would be used to modulate the 1 MHz station signal (also referred to as a carrier signal) and the composite signal would be sent out over the airwayes. The range of frequencies of the transmitted signal would be  $1 \text{ MHz} - f_2$  to  $1 \text{ MHz} + f_2$  (assuming  $f_1 = 0$ ), giving us a bandwidth of  $B = 2 f_2 = 6$  kHz. The bandwidth of the transmitted signal is thus twice the baseband signal. We call this double-sideband transmission and it is a peculiarity of AM modulation which introduces this redundancy in the transmitted signal, putting the baseband information in the upper  $(1 \text{ MHz} + f_2 - 1 \text{ MHz} = 3 \text{ kHz})$  and lower sideband  $(1 \text{ MHz} - (1 \text{ MHz} - f_2) = 3 \text{ kHz})$ . Except for this wasteful doubling of the transmitted frequency spectrum, AM is perhaps the most efficient modulation technique in terms of frequency spectrum needs. For more detail on AM see Fig. 9.19.

It appears that a strong relationship between bandwidth and information exists. Using the speech signal in Fig. 9.7 as an example, we can state that bandwidth is a range of frequencies required to convey the information of speech. As a corollary, we can state that a signal with zero bandwidth has zero information.<sup>13</sup> Zero-bandwidth signals are singlefrequency signals. In practice such signals are observed quite often. They are the station signals remaining when a broadcast—music or speech—momentarily stops, leaving the station carrier signal as the only signal being broadcast. For WMVP, for example, it would be the 1 MHz signal. At such time no information is conveyed except for 1 bit of information that is the answer to the question, "Is the station on or off?" Summarizing, we can generally state that more bandwidth is required for signals with more information as the following examples indicate: telephone speech requires 3 kHz, high-fidelity music 15 kHz, and television 6 MHz.

## 9.5.3 Bandwidth of systems

Bandwidth is also used to characterize a system. A system can be as simple as a low-pass filter or an amplifier, or as complicated as an entire satellite communication link. Bandwidth, when referring to a system or device, usually means the ability to pass, amplify, or

<sup>&</sup>lt;sup>12</sup>See also footnote 4.

<sup>&</sup>lt;sup>13</sup>This is also nicely demonstrated by Fig. 9.4a and b, which show the sinusoid and the DC signal as two zerobandwidth signals. Switching a DC signal on and off (Fig. 9.4c) generates an information bandwidth with frequencies primarily between 0 and  $\approx 1/T$ , where *T* is the duration of the pulse. Using such a pulse to switch a frequency  $f_o$  on and off, as in Fig. 9.4d is what a transmitting station does when it modulates a carrier signal  $f_o$  by a pulse and sends the composite signal out to be received and interpreted as a binary signal.




FIG. 9.10 (a) Bandwidth of an amplifier is defined between the -3 dB points, (b) An ideal band-pass curve that is not physically realizable.

somehow process a band of frequencies. Whereas bandwidth for a signal can be subjective—as, for example, the speech signal in Fig. 9.7a where the bandwidth of maximum energy could be specified as the range between 100 and 600 Hz, or the bandwidth for telephone-quality speech as between 100 and 3000 Hz—bandwidth for a system is usually defined between the -3 dB points. Fig. 9.10a shows a typical band-pass curve for the amplifier of Fig. 5.9. Bandwidth is defined as that range of frequencies for which the amplifier gain is within 3 dB of midband gain. The frequency response of low-pass filters, high-pass filters, band-pass filters, and amplifiers can have steeper sides than those shown in Fig. 9.10a, but frequency response cannot have a discontinuous shape with a flat top and vertical sides as shown in Fig. 9.10b, referred to as an *ideal band-pass curve*, because devices are made with components such as resistors, capacitors, transistors, etc., for which voltage and current vary continuously (although a goal of elaborate and expensive filters is to approach the ideal band-pass curve).

We can now make a simple but powerful observation: when the bandwidth of a transmission system (consisting of amplifiers, filters, cables, etc.) is equal to or larger than the bandwidth of a signal that is to be transmitted over the system, that is,

$$B_{\text{signal}} \le B_{\text{system}}$$
 (9.19)

then the entire information content of the signal can be recovered at the receiving end. Conversely, when the transmission bandwidth is less than the signal bandwidth some degradation of the signal always results. *B*<sub>system</sub> is also known as the *channel bandwidth*.

As examples of commercial utilization of the free-space spectrum, we can cite AM broadcasting which occupies a bandwidth of 1.05 MHz in the range of 550–1600 kHz. Each AM station uses a 5 kHz audio signal to amplitude-modulate a carrier signal which results in a double-sided 10 kHz signal which is broadcasted. Since the bandwidth of an individual AM radio station is 10 kHz, we could frequency-divide (see Fig. 9.21a) the AM band and have potentially 1050/10 = 105 stations broadcasting simultaneously. Practically this is not possible as the 10 kHz bandwidth of each station does not occur abruptly but tapers off gradually, leaving some signal energy above and below the 10 kHz band of frequencies. It is the job of the FCC (Federal Communication Commission) to allocate frequencies to stations in a region that will minimize interference between stations. This means that for

interference-free reception in any given locality, the number of stations must be much less than 105. The FM radio spectrum occupies a 20 MHz band of frequencies between 88 and 108 MHz with a 200 kHz bandwidth allotted each station. The bandwidth of a TV station is 6 MHz, which if allotted to AM could carry 600 AM radio stations, or if assigned to telephone companies could carry 1500 telephone conversations. It is the scarcity of open free-space frequencies that explains why so much communication is done over wire and fiberoptic cables. In conclusion, when media people talk about bandwidth, they usually mean system bandwidth, specifically that of a transmission channel, trunk, or link, which would allow more signals and faster transmission of those signals with increased bandwidth.

## 9.5.4 Bandwidth of digital signals

Now let us consider digital signals and the bandwidth requirements for pulse transmission. We have to distinguish between the case of an exact reproduction at the receiving end of a transmitted square pulse (which represents a binary digit 1) and a distorted reproduction. An exact reproduction would require a transmission channel with infinite bandwidth as a square pulse has infinite bandwidth (see Fig. 9.4c). But if we only need to detect that a pulse has been sent, we can get by with a finite channel bandwidth. For example, if we were to calculate the effect of an ideal low-pass filter on a square pulse, we would find the output to be a distorted pulse which resembles the original pulse better and better with increasing bandwidth *B* of the filter.

Fig. 9.11 demonstrates this effect and shows that a filter bandpass of 2/T allows excellent identification of the original pulse but that a bandwidth of 1/4T would give the smooth and shallow curve for the pulse, which because of noise would result in too many misidentifications. For many purposes the bandwidth

$$B = \frac{1}{2T} \tag{9.20}$$

yields a resolution with an acceptable error rate. Since a transmission channel such as coaxial cable has band-pass characteristics similar to that of a low-pass filter, a pulse propagating down a cable will be affected similarly. Thus as long as the shape of the received





FIG. 9.11 Passing an ideal square pulse of duration *T* through an ideal low-pass filter with a cutoff frequency *B* results in a distorted output pulse. Absence of high frequencies in the output manifests itself as a smoothing effect on the square input pulse: all sharp corners are rounded.

#### 378 Electronics and communications for scientists and engineers



**FIG. 9.12** A bandwidth of B = 1/2T is sufficient to allow resolution of square pulses. Shorter pulses or smaller separations between pulses would require a larger bandwidth.

signal can still be identified as a pulse or the absence of a pulse, the sent message can be identified at the receiving end. This is at the heart of digital transmission when compared to analog transmission in which a signal becomes irreversibly distorted due to the addition of noise. In digital transmission, even though the individual pulses become badly distorted during propagation, as long as the distorted pulse that is received can be identified with the presence or absence of a pulse, the original message is preserved. Furthermore, the distorted pulses can be regenerated to their original shape at a repeater station and resent, thus making transmissions over long distances possible. Fig. 9.12 shows a sequence of square pulses after low-pass filtering. Eq. (9.20) gives the condition for distinguishing between output pulses spaced by *T*. A smaller spacing or a smaller bandwidth would result in overlap, making it difficult to identify separate pulses at the receiving end. Summarizing, we can state that the bandwidth required for a digital signal of *R* bits per second is R/2 Hz.

#### Example 9.9

A transmission channel is used for the propagation of pulses. Find the minimum channel bandwidth required for pulse detection and resolution of a sequence of  $5 \,\mu s$  pulses which are randomly spaced. The minimum and maximum spacing between pulses is  $2 \,\mu s$  and  $10 \,\mu s$  respectively.

To resolve pulses of 5  $\mu$ s duration would require a transmission bandwidth of  $B = 1/2.5 \ \mu$ s = 100 kHz. However, to resolve a spacing between pulses of 2  $\mu$ s requires a larger bandwidth, given by  $B = 1/2(2 \ \mu$ s) = 1/4  $\mu$ s = 250 kHz, which is the required minimum bandwidth.

#### Example 9.10

Here we examine the relationship between bandwidth and information rate for simple coding (pulse code modulation or PCM).

A mechanically activated printer punches small holes in a paper tape, creating a coded message consisting of holes or the absence of holes and representing bits or the absence of bits of information. If the printer can punch up to 10 consecutive holes per second and if the tape is used for transmission at that rate, the bandwidth necessary for transmission is at least five cycles per second (5 Hz). If the printer can punch 2 million holes per second, and again if the tape is used for transmission at the equivalent rate, the source will be said to have a bandwidth of at least a million hertz. By the same token, in order to carry a signal of that bandwidth one needs a channel able to accommodate frequencies of up to a million hertz in order to transmit the information at the rate at which it is produced. Therefore, a source which produces information at the rate of N bits per second (bps), coded as simple on–off pulses (PCM), has a minimum bandwidth of N/2 Hz.

For this case we can justify the bandwidth of 1 Hz for 2 bits of information by viewing the square wave in Fig. 5.10 as a stream of a pair of on–off pulses per period *T* of the square wave. The fundamental frequency of the square wave is 1/T, and hence 2 bps/Hz. We can also arrive at the same conclusion by simply looking at Fig. 9.4a, which shows two distinguishable intervals per period  $T = 1/f_o$ . Hence, the number of distinguishable intervals in a band of frequencies from  $f_1$  to  $f_2$  is 2*B*, where  $B = f_2 - f_1$ .

Using more efficient coding than PCM, higher rates than 2 bps/Hz can be obtained. For example, digitizing a 3 kHz telephone voice signal (Example 9.5) results in a 64 kbps digital signal. Using simple on–off pulses to represent the 64 kbps signal would require a channel bandwidth of at least 32 kHz to transmit the digitized voice signal. Thus PCM requires 8 (=32/4) times as much bandwidth as the original analog signal. Modems, using error-correction and band-compression techniques, are able to send a 28.8 kbps signal over a 4 kHz telephone line, giving a 7.2 bps/Hz efficiency of bandwidth usage. The ratio of data bit rate to channel bandwidth, measured in bps/Hz, is called bandwidth efficiency or spectral efficiency. Spectral efficiency is a measure of the channels ability to carry information given fixed bandwidth.

#### 9.5.5 Transmission channels

Channels for transmission of information can be an ordinary telephone transmission line consisting of a twisted pair of copper wires, a coaxial line, a parallel wire line (300  $\Omega$  TV twin lead), a waveguide, a fiberoptic cable; free-space transmission channels such as radio, television, mobile, and satellite antennae to receiver antennae; and point-to-point antennae such as the dish antennae on microwave towers.

Transmission systems carry electrical signals. Hence, before a twisted pair of copper wires can carry a telephone conversation, the voice (acoustical signal) of a caller must first be converted by a microphone in the handset to an electrical signal, which in turn must be reconverted (by a speaker in the handset) to an acoustical signal at the receiving end for a listener's ear. The electrical signals on an open-wire line such as a twisted pair travel at the velocity of light, which is determined by the expression

$$v = \frac{1}{\sqrt{\varepsilon\mu}} \tag{9.21}$$

where  $\varepsilon$  and  $\mu$  are the *permittivity of free space* (capacitance per unit length measured in farads/meter) and the *permeability of free space* (inductance per unit length measured in

henries/meter), respectively. In free space  $v = 3 \cdot 10^8$  m/s given that  $\varepsilon - 9.854 \cdot 10^{-12}$  F/m and  $\mu = 4\pi \cdot 10^{-7}$  H/m. The signal travels as an electromagnetic (EM) wave just outside the wires. It differs from a free-space EM wave (such as one launched by a TV, radio, or mobile antenna which spreads out in all directions), only in that it is bound to and is guided by the wires of the transmission line.

When do two connecting wires become a transmission line? It is when the capacitance and inductance of the wires act as distributed instead of lumped, which begins to happen when the circuit approaches dimensions of a wavelength (wavelength  $\lambda$  and frequency fare related by  $\lambda = v/f$ ). At sufficiently high frequencies, when the length of connecting wires between any two devices such as two computers is on the order of a wavelength or larger, the voltages and currents between the two devices act as waves that can travel back and forth on the wires. Hence, a signal sent out by one device, propagates as a wave toward the receiving device and the wave is reflected unless the receiving device is properly terminated or matched. Of course, should we have a mismatch, the reflected wave can interfere with the incident wave, making communication unreliable or even impossible. This is important when networking computers, printers, and other peripherals which must be properly matched to avoid reflections.

Other phenomena associated with waves are also important for transmission lines. One is characteristic impedance  $Z_o$  of a transmission line,

$$Z_o = \sqrt{\frac{L}{C}} \tag{9.22}$$

which is the ratio of the voltage wave and current wave that propagate down the line. Another is the velocity of propagation on a transmission line which, by analogy to (9.21), is given by

$$v = \frac{1}{\sqrt{CL}} \tag{9.23}$$

where *C* and *L* are the distributed capacitance (farads/meter) and distributed inductance (henries/meter) of a particular transmission line. Another is the reflection coefficient *r* at the end of a transmission line which is terminated by a load impedance  $Z_L$ ,

$$r = \frac{Z_L - Z_o}{Z_L + Z_o} \tag{9.24}$$

The reflection coefficient is a ratio of reflected to incident voltage, that is,  $r = V_{\text{reflected}}/V_{\text{incident}}$ . Hence, *r* gives the part of the incident voltage that is reflected by a terminating or receiving device. From (9.24) we see that to avoid the occurrence of a reflected voltage wave, we need to match the characteristic impedance of the transmission line to the load impedance; that is, if  $Z_o = Z_L$ , then r = 0 and the incident wave is completely absorbed by the load. In high-data-rate communication networks and in fast computers, the operating frequencies are sufficiently high that even short connections act as transmission lines

which require matching. Hence, in high-speed computers if the physical dimensions of the computer can be kept small, reflections might be avoided.

#### Example 9.11

(a) Find the power drained from a 12 V battery that is connected at time t = 0 to a very long RG 58 coaxial cable. Sketch the outgoing voltage and current waves before they reach the end of the cable. The setup is sketched in Fig. 9.13a.




FIG. 9.13 A coaxial transmission line (suddenly connected to a battery) showing incident and reflected waves of voltage and current.

(b) If a 1 km-long coaxial cable of the same type as in (a) is terminated by a 25  $\Omega$ , load resistance, calculate the reflected voltage and power and sketch the voltage that exists on the coaxial cable after reflection took place.

#### Solution

(a) The characteristic impedance of the RG 58 coax is 50  $\Omega$ , the inductance per unit length is 253 nH/m, and the capacitance per unit length is 100 pF/m. Using Eq. (9.23) we can calculate the wave velocity as  $2 \cdot 10^8$  m/s. When at time t = 0 the switch is closed, a 12 V voltage wave is launched by the battery and proceeds to travel down the line at a speed of  $2 \cdot 10^8$  m/s. Similarly a coupled current wave of strength 12 V/50  $\Omega = 0.24$  A accompanies the voltage wave. Fig. 9.13b and c shows these waves. The battery is therefore drained at the rate of 12 V·0.24 A = 2.88 W.

#### Solution

(b) The incident wave, upon reaching the end of the line, sees a sudden change in impedance from 50  $\Omega$  to 25  $\Omega$ . Such a discontinuity causes a reflection of the incident wave similar to any other situation that involves a discontinuity, such as a tennis ball hitting a wall. Not all

of the incident voltage will be reflected. Of the 12 V incident on the load resistance, the reflected voltage is  $V_r = r V_i = -12/3 = -4$  V, where the reflection coefficient *r* is given by (9.24) as r = (25 - 50)/(25 + 50) = -1/3. The power absorbed by the load resistance is equal to the incident power minus the reflected power, i.e.,

$$P_{L} = P_{i} - P_{r}$$

$$\frac{V_{L}^{2}}{Z_{L}} = \frac{V_{i}^{2}}{Z_{o}} - \frac{V_{r}^{2}}{Z_{o}}$$

$$\frac{V_{L}^{2}}{Z_{L}} = \frac{V_{i}^{2}}{Z_{o}} (I - r^{2})$$
(9.25)

Since the voltage across the load is  $V_L = V_i + V_r = V_i(1 + r) = 12(1 - 1/3) = 8$  V, the power absorbed by the load is  $P_L = 8^2/25 = 2.56$  W, the incident power is  $P_i = 12^2/50 = 2.88$  W, and the reflected power is  $P_r = 2.88(1/3)^2 = 2.88 \cdot 1/9 = 0.32$  W. Fig. 9.13d and e shows the total voltage and current that exist at one particular time after reflection took place. You will notice that the reflected voltage decreases the total voltage on the line (the voltage reflection coefficient is negative) but that the reflected current increases the total current. The reason is that the current reflection coefficient is the negative of the voltage reflection coefficient, a fact that derives from conservation of energy at the load as follows: if the power at the load is expressed by (9.25), then

$$P_L = V_L I_L = (V_i + V_r)(I_i + I_r) = V_i(1+r)I_i(1-r)$$
  
=  $V_i(1+r)(V_i/Z_0)(1-r) = V_i^2/Z_o(1-r^2)$ 

and the reflection coefficient of voltage and current have the same amplitude but are opposite in sign. In other words, conservation of energy gives us the term  $(1 - r^2)$ , which factors as  $(1 - r^2) = (1 + r)(1 - r)$ . Thus  $r \equiv r_V = -r_I$ .

The motivation for this rather lengthy and detailed example is to convince the reader that unless the length of interconnections is short between two computers that communicate with each other at high data rates, the associated high frequency of the high data rates makes any length of wires larger than a wavelength act as a transmission line. Unless properly terminated, the resulting reflection of the data streams can make communication between two such computers, or any other peripherals for that matter, impossible.

#### Example 9.12

The capacitance of a 10 m-long transmission line is measured and found to be 500 pF. If it takes 50 ns for a pulse to traverse the length of the line, find (a) the capacitance per unit length of the line, (b) the inductance of the line, (c) the characteristic impedance of the line, and (d) the terminating or load resistance to match the transmission line.

#### Solution


(a) The capacitance per unit length is 500 pF/10 m = 50 pF/m. (b) Since the time to traverse the line is specified we can calculate the speed of the pulse as 10 m/s0 ns =  $2 \cdot 10^8 \text{ m/s}$ . If we use this result in (9.23), the inductance/length of the line can be calculated as

 $L = 1/v^2 C = 1/(2 \cdot 10^8)^2 \cdot 50 \cdot 10^{-12} = 0.5 \,\mu\text{H/m}$ , which gives 5  $\mu\text{H}$  for the inductance of the line, (c) Using (9.22), the characteristic impedance of the line is  $Z_o = (10,000)^{1/2} = 100 \,\Omega$ . (d) A matched load would absorb all of the energy in the incident wave. This reflectionless case takes place when  $Z_o = (10,000)^{1/2} = 100 \,\Omega$ .

Even though the one-dimensional guided waves on transmission lines appear to be different from free-space waves which can spread out in all three dimensions, the basic principles are the same for both types. Free space can be considered as a transmission line between transmitter and receiver antennae. Similar to transmission lines, free space has distributed capacitance and inductance (for vacuum,  $\varepsilon$  and  $\mu$  are given as  $9.854 \cdot 10^{-12}$  F/m and  $4\pi \cdot 10^{-7}$ H/m, respectively), it has a characteristic impedance, sometimes called wave impedance, given by  $Z_o = \sqrt{\mu/\varepsilon} = 377 \Omega$ , just like (9.22), and has a reflection coefficient *r* just like in (9.24).

#### Twisted-wire transmission line

This is the classic line used in telephone circuits. The frequency response of such a line, which is shown in Fig. 9.14, looks like that of a low-pass RC filter (see Fig. 9.6a or 2.6b). Because the resistance of the wires increases with frequency, leading to increased  $I^2R$  wire losses, the telephone line loss increases with frequency, and hence the low-pass filter action.<sup>14</sup> Fig. 9.14 shows that the frequency response of a 1 km-long, twisted line is down by -9 dB at 1 MHz and continues to decrease for higher frequencies. Let us assume that a simple, 1 km-long transmission system is needed. If a loss of -9 dB can be tolerated at the receiving end, a pair of twisted copper wires 1 km long would be the simplest



**FIG. 9.14** Frequency response of three types of cables, each 1 km long. In the two metal-conductor cables the resistance and hence the loss increase with frequency f as  $f^{1/2}$ . In the fiberoptic cable attenuation increases as  $f^2$  because of pulse dispersion, where f is the frequency of the signal that modulates the light.

<sup>14</sup>The loss increases with frequency f as  $\sqrt{f}$  because the resistance of the wires increases as  $\sqrt{f}$ . The increase in the wire resistance is caused by the *skin effect*, which forces the current in the wire to flow in a progressively thinner layer as frequency increases. This loss, which is proportional to  $-\sqrt{f}$ . and is shown in Fig. 9.14, determines the frequency response of the transmission line. The decrease by this curve with frequency gives a transmission line a characteristic of a low-pass filter. implementation. The 1 km cable would have an effective bandwidth of 1 MHz which could be frequency-divided into 250 four-kilohertz-wide channels, each carrying analog voice signals. Of course a shorter cable would have a larger bandwidth and could carry more voice channels. Commercial telephone companies use twisted-wire lines for short distances. The bandwidth of each line is divided into many voice channels, each 4 kHz wide (the division is done at the central station). Even though voices sound quite natural when restricted to 3 kHz, a 4 kHz bandwidth is used to give some separation (guard bands) between channels so as to minimize cross talk. On the other hand, the newer DSL service tries to use the entire 1 MHz bandwidth to give fast service at Mbps rates over twisted copper lines.

## ISDN, modems, and twisted-wire lines

In an ideal telephone network the signals from each customer would be digital and remain digital throughout the system until its final destination. In the early system, local lines which are pairs of twisted copper wires, originally installed for analog telephony, are used to transmit baseband voice signals from a customer or PBX (private branch exchange) to the local switching center (local exchange). There they are converted to digital signals for onward transmission over digital lines called trunks. Digital trunk lines interconnect exchanges. At the receiving exchange, the digital signal is converted back to an analog signal suitable for the local lines. When a customer uses a digital device such as a fax machine or computer, a modem (modulator/demodulator) must first be used to convert the digital signal to analog form. A modem codes the digital information into a stream of sinusoidal pulses which the local lines then treat as though they were analog voice signals. If local lines were digital, modems would be unnecessary and digital devices could be connected directly to the lines—this is the principle behind ISDN, which is discussed next. However, because of the number of installed links from private customers to local exchanges, they will remain analog for the foreseeable future.

*ISDN* (integrated services digital network)<sup>15</sup> is an effort to enable twisted copper lines to carry digital signals with a much higher bandwidth than the 4 kHz for which they were originally designed. Pulse code modulation codes the customer's analog devices to generate digital signals. The basic rate for ISDN access is two 64 kbps channels (*B* channels) plus one 16 kbps data channel (D channel), referred to as the 2B + D access. This gives a combined rate of 144 kbps, which is about at the limit for installed links between customers and exchanges which are twisted copper wires initially intended for analog service. To convert an ordinary twisted-pair copper wire line to ISDN service, the old-fashioned and slow analog switch must be changed to a faster digital switch at the local exchange.

*DSL* (digital subscriber line) is a service<sup>15</sup> designed for much higher rates (in the Mbps range) using all of the 1 MHz bandwidth of twisted copper lines. It uses packet switching, which is a technique for data transmission in which a message is divided into packets and transferred to their destination over channels that are dedicated to the connection only for the duration of the packet's transmission. DSL users can receive voice and data simultaneously.

## Coaxial cable

A 1 km-long coaxial line of the type shown in Fig. 9.14 has a larger band-pass than a twisted line by about a factor of 8, with a loss of only -3 dB at 1 MHz (-9 dB at 8 MHz). It is also shielded as the outer cylindrical conductor of a coaxial cable is normally grounded. This means that one can route a coax through a noisy environment with little of the noise signals being added to the information signal that propagates on the coax. The frequency response of both lines can be made flat up to about 100 MHz by using equalizer amplifiers which amplify the higher frequencies more than the low ones. Possibly the most popular coax cable for short interconnections between computers is the 50  $\Omega$  RG 58 cable; for television connections the common cable is the 75  $\Omega$  RG 59. Both cables are light, flexible, and comparatively thin but have rapidly increasing losses for longer lengths.<sup>16</sup>

## Fiberoptic cable

For really large bandwidth the optical fiber reigns supreme. A typical glass fiber is thinner than a human hair and is made of pure sand, which, unlike copper, is not a scarce resource. Light propagates in a fiber at a wavelength of  $1.3 \,\mu m$  $(230 \text{ THz} = 230,000 \text{ GHz} = 2.3 \cdot 10^{14} \text{ Hz})$  virtually loss-free (transmission losses can be as low as 0.2 dB/km). Because of this low attenuation, the distances between repeaters can be very long, up to a few hundred kilometers, and short transmission links do not need any repeaters between the transmit and receive terminals. The flat attenuation of 1–2 dB over a large frequency range shown in Fig. 9.14 is due to light loss. A natural way to place information on an optical fiber is by rapid on-off switching of the light that enters the fiber, making such a cable a natural for the transmission of digital signals. It is the frequency of the digital modulating signal that is used to label the horizontal axis in Fig. 9.14 for the fiberoptic cable. Modulating signals can be as high as 10% of the carrier frequency, making the theoretical bandwidth about  $2 \cdot 10^{13}$  Hz for fiber optics, which is extremely high. Such high switching speeds are beyond our present technology, and even if they were possible, the steep roll-off shown in Fig. 9.14 limits the bandwidth of a fiber cable. The roll-off is determined by *pulse dispersion* on the optical cable, which gives an effective attenuation of 3 dB at about 30 GHz. If we use the -3 dB point to define the lowpass band of a fiberoptic cable, we still have a very large bandwidth of 30 GHz-which gives voice, video, and data speeds of at least 100 times faster than those for the standard copper wiring used in telecommunications. Note that this bandwidth represents only a small fraction of the promise of this technology.

The practical information-carrying rate of a fiber is limited by pulse dispersion, which is the tendency of a pulse which represents the binary digit 1 to lose its shape over long distances.

Optical fibers transmit different frequencies at slightly different speeds. For visible light, refraction indices n of most transparent materials (air, glasses, etc.) decrease with

<sup>&</sup>lt;sup>16</sup>For more data on transmission lines see Chapter 29 of *Reference Data for Radio Engineers*, H. W. Sams, Indianapolis, 1985.

increasing wavelength  $\lambda$ . If a light pulse is propagated through a normally dispersive medium, the result is that the higher frequencies travel slower than the lower frequency components. We note that the *phase velocity*, *v*, of a wave is given by v = c/n where *c* is the speed of light in a vacuum and *n* is the refractive index of the medium. Since the frequency content of a short pulse is high (see Fig. 9.4d) and since the higher frequencies travel a bit slower than the lower ones, the propagating pulse tends to stretch or elongate in the direction of propagation—consequently a series of pulses become smeared and unrecognizable. This pulse widening due to dispersion grows as  $f^2$  (where *f* is the modulating frequency of the information signal) and accounts for the steep attenuation in optical fiber shown in Fig. 9.14. Nevertheless, the optical fiber has revolutionized long-distance communications and will continue to do so, especially with progress toward dispersion-free propagation in fibers, faster electronic switching, and eventually all-optical switching.

#### Wireless transmission

Whenever it is impractical to string cables between two points we resort to free-space communication. Familiar cases are those of AM, FM, and TV broadcasting which involves one localized transmitter broadcasting to many receivers, not unlike wireless (cellular) telephony which also resorts to broadcasting in order to reach a called party that can be anywhere in some region (cell). Similarly, for mobile radio.


In free-space transmission we can also have point-to-point communication, although perhaps not quite as effective as stringing a cable between two points, which guarantees privacy and awareness of any unauthorized wire tampering. In order to concentrate radio waves in a sharply directed beam like that of a search light, the transmitting antenna must be large in terms of wavelength, which suggests that to have antennae of reasonable physical size we need to use a short wavelength (or high frequencies). Recall that frequency *f* is related to wavelength  $\lambda$  by

$$\lambda = \frac{v}{f} \tag{9.26}$$

where *v* is given by (9.21) and is the velocity of light, which in free space is  $3 \cdot 10^8$  m/s. Typical point-to-point communication as between antennae mounted on microwave towers or between satellites and earth is at microwave frequencies (1–300 GHz or 30 cm–1 mm wavelengths) and uses dish antennae, perhaps a meter in diameter. For example, at 10 GHz, a 1-m-diameter dish is 33 wavelengths across, which gives it good directivity. *Rayleigh's criterion* in optics can be used to relate directivity to

$$\theta = 2.44 \frac{\lambda}{D} \tag{9.27}$$

where  $\theta$  gives the angle of a conical beam emanating from an aperture antenna of diameter *D* as shown in Fig. 9.15a. Eighty-five percent of the radiated energy is contained within the angle  $\theta$ . Even though this law has its basis in optics—which has a frequency



**FIG. 9.15** (a) A circular aperture antenna of diameter *D* can concentrate EM waves in a beam of width  $\theta$ . Such antennae are used in free-space point-to-point communication to establish a link, (b) Cellular antennae typically cover an area with an 8 mile radius while PCS antennae have a 4 mile radius.

range where most physical structures such as lenses are millions of wavelength across— it nevertheless gives usable results when structures are only a few wavelengths across. Because microwave systems are line-of-sight, microwave towers are spaced approximately every 40 km along their route.

#### Example 9.13

A transmitting dish has a 1 m diameter aperture and radiates a beam at a frequency of 5 GHz. Find the beam width and the beam width area at 10 km.

#### Solution

The conical beam angle, using Eq. (9.27), is  $\theta = 2.44(6 \text{ cm})/1 \text{ m} = 0.146 \text{ rad} = 8.4^{\circ}$ , which is a fairly narrow beam. That is, whereas an isotropic antenna would radiate the transmitter's power uniformly over 360°, this dish antenna concentrates this power in a beam of 8.4°.

The width of the beam at a distance of 10 km is calculated by using the arc length of a circular segment, that is,  $s = r\theta$ , where *r* is the radius of the circle. Thus  $s = (10 \text{ km}) \cdot 0.146 - 1460 \text{ m}$ , which is much larger than any receiving dish. Hence since only a small fraction of the transmitted energy is intercepted by a receiving dish, this link is not very efficient. To increase the efficiency, either the transmitting or the receiving dish must be larger or a higher frequency must be used. The beam width area is  $\pi(s/2)^2 = 3.14 \cdot (0.73 \text{ km})^2 = 1.674 \text{ km}^2$ .

#### 

#### Example 9.14

Compare cellular telephony with the newer PCS (personal communication service) standard.

At the present time wireless telephony connected to the public switched telephone network consists of cordless telephones, cellular radio systems, and personal communication systems. Cellular technology was designed in the 1960s and 1970s by Bell Labs for use in cars and originally relied on basic analog radio signals. An area is divided into many contiguous

cells with an antenna in each cell and all antennae controlled by a central computer. A car driving through the cells would be handed off from cell to cell almost seamlessly as the signal from a given cell began to weaken and a stronger signal from an adjacent cell appeared. Analog frequency modulation of the signals, which are in the 800 MHz frequency band, was used. Currently digital modulation and digital voice compression in conjunction with time-division multiple access (TDMA) exist, as well as a form of spread spectrum multiple access known as code-division multiple access (CDMA). PCS networks, introduced in the 1990s, use digital technology, which increases efficiency, enhances privacy and security, and allows for services beyond basic two-way communication; however, at present cellular and PCS technology are nearly indistinguishable to the typical wireless user. Frequencies for PCS are in the 2 GHz range, which makes for smaller antennae that are cheaper to manufacture and are easier to install in high places such as towers, tall buildings, and telephone posts. Recall that for an antenna to radiate efficiently it must be on the order of a wavelength  $\lambda$ , with  $\lambda/4$  antennae most common as they give a uniform radiation pattern which is circular, as shown in Fig. 9.15b. Thus, the 800 MHz cellular antennae have a  $\lambda/4$  length which is  $\lambda/4 = (300/$  $f_{\rm MHz}/4 = (300/800)/4 = 0.094 \text{ m} = 9.4 \text{ cm}$  long, whereas PCS antennae would be only 3.75 cm long. However, typical cellular antennae sit atop a tower about 300 ft high, run at 100 W of power, and reach a typical radius of 8 miles, whereas PCS antennae are on towers about 100 ft high, run at 50 W of power, and reach a typical radius of 4 miles. That means that PCS antennae, to avoid annoying dead spots, require about five times as many antennas as cellular networks to serve the same area. Comparison of the two radiation patterns are given in Fig. 9.15b. An estimated 30,000 antennae have been built by the cellular industry across the United States. For the same demand PCS would have to build in excess of 100,000 antennae, which presents a challenging problem as many communities object to a proliferation of antenna structures in their neighborhoods. Installers avoid building new towers at all cost and try to install antennae on existing structures such as water towers, church steeples, electric utility poles, etc.

## 9.5.6 Signal-to-noise ratio, channel bandwidth, and data rates

In this section we will show that the amount of information that a channel can carry depends on the bandwidth of the channel and the magnitude of noise present in the channel. Any physical channel such as coaxial cable has noise present, either man-made or created by the electron current that flows in the copper wires. Even though electrons flow smoothly in the wires of a coax that carry a signal current, they do have a random motion component which gives rise to a noise signal. Fiberoptic cables have other noise sources. The amount of noise present in any channel limits the number of distinct amplitude levels that a signal propagating in the channel may have. For example, if a varying analog signal has a maximum level of 10 V and the noise level is 5 V, the signal may have only few levels. On the other hand, if the noise level is only 1 mV, the same signal can be divided into approximately 10 V/l mV =  $10^4$  levels. Thus when converting an analog signal to a digital signal, as in Fig. 9.3, the amount of noise present determines the maximum number of quantization steps that each sample of the analog amplitude may have. Fig. 9.16 shows pictorially how noise that has been added during transmission can degrade the signal and hence its resolution at the receiving end.




FIG. 9.16 Noise and its effect on the transmission of a signal, (a) Input signal, (b) Noise in the channel which adds to the signal, (c) The resolution of the output signal is now limited by noise.

The signal-to-noise ratio (SNR) is the standard measure of the noise level in a system. It is the ratio of received signal power  $P_s$  to noise power  $P_n$ , and since power is proportional to voltage squared, we can express SNR as

$$SNR = \frac{P_s}{P_n} = \left(\frac{V_s}{V_n}\right)^2$$
(9.28)

where  $V_s$  is the received signal voltage and  $V_n$  is the noise voltage (noise voltages, because of their multitude of random amplitudes, are typically given as rms voltages). SNR is usually expressed in decibels (dB) as<sup>17</sup>

$$SNR_{dB} = 10\log_{10} SNR = 20\log_{10}\left(\frac{V_s}{V_n}\right)$$
 (9.29)

Note that a power ratio of 10,000 and a voltage ratio of 100 are both 40 dB.

In the preceding paragraph we gave an example of reception in a very noisy environment which would result in a SNR of 4, or  $\text{SNR}_{dB} = 20 \log_{10}(10 \text{ V/5 V}) = 20 \cdot (0.301) = 6.02 \text{ dB}$ . On the other hand, if the noise level is reduced to 1 mV, the resulting signal-to-noise ratio is  $\text{SNR} = (10^4)^2 = 10^8$  or  $\text{SNR}_{dB} = 20 \log_{10}(10 \text{ V/1 mV} = 10^4) = 80 \text{ dB}$ , which is an excellent signal-to-noise ratio environment. For comparison, AM radio operates typically with a SNR of 3000 (SNR<sub>dB</sub> = 10 log<sub>10</sub> 3000 = 35 dB).

# Example 9.15

A music signal is characterized by an rms voltage of 2 V and a bandwidth *B* of 15 kHz. A noise process adds an rms noise voltage of 4 mV to the music. Find the information rate and the signal-to-noise ratio of the music.

According to Nyquist's sampling criterion (9.12), we sample the music at  $f_s = 2f_h = 2B = 2 \cdot 15$  kHz = 30 kHz, which results in 30,000 samples per second. Let us use the analog noise that exists with the music to approximate the maximum number of quantization intervals as  $V_s/V_n = 2$  V/4 mV = 500. The music signal voltage for each sample, on average, can then be subdivided into no more than 500 intervals (quantization intervals) because the noise would mask any finer division. Since  $2^9 = 512$ , we can use 9 bits per sample to number the 500 quantization levels. As there are 30,000 samples per second, the information rate to

<sup>&</sup>lt;sup>17</sup>The decibel measure was introduced in Section 5.4.

encode the music is  $I = 9 \cdot 30,000 = 270$  kbits/s (kbps). If this music signal were to be sent over a transmission system as a binary signal (coded as simple on–off pulses—see Example 9.10), the system would need to have a bandwidth of 270 kbits/s  $\cdot$  cycle/(2 bits) = 135 kcycles/ s = 135 kHz. That is a ninefold increase in bandwidth for the digitized music signal when compared to the original analog 15 kHz music signal. As we will show in the following section, to transmit the digitized signal requires a transmission medium with a channel capacity nine times the channel capacity needed for transmission of the analog signal.

The signal-to-noise ratio is  $SNR_{dB} = 20 \log_{10} (V_s/V_n) = 20 \cdot \log_{10} 500 = 54 \text{ dB}.$ 

#### Channel capacity

Let us now show that transmission of information in a channel depends on SNR and channel bandwidth. As a matter of fact we may trade off one for the other when transmitting information. Assume that noise power  $P_n$  and signal power  $P_s$  exist in a channel. A message is sent as a sequence of information intervals. At the receiving end, during each information interval, we find ourselves trying to distinguish a signal amplitude of  $\sqrt{P_n + P_s}$ volts in the presence of a noise amplitude of  $\sqrt{P_n}$  volts. From our previous discussion we can state that the number of distinct amplitudes is limited by the ratio of these two voltages. Hence, in each interval the number of available information states, on average, will be

$$S = \frac{\sqrt{P_n + P_s}}{\sqrt{P_n}} = \sqrt{1 + \frac{P_s}{P_n}} = \sqrt{1 + \text{SNR}}$$
(9.30)

The information content of S resolvable or distinguishable states<sup>18</sup> is then, from Eq. (9.1),

$$I_o = \log_2 S = \log_2 \sqrt{1 + \frac{P_s}{P_n}}$$
  
=  $\frac{1}{2} \log_2 \left( 1 + \frac{P_s}{P_n} \right)$   
=  $\frac{1}{2} \log_2 (1 + \text{SNR})$  bits (9.31)

What this means is that at the receiving end we cannot distinguish more than  $I_o$  bits no matter how many bits were sent. Noise imposes this limitation. If the channel were noiseless, it would be possible to distinguish an infinite number of different amplitude levels for each sample, implying that an infinite number of bits per second could be transmitted.

The remaining question concerns how fast we can send these bits through the channel if the channel bandwidth is given as  $B_{ch}$ . In Example 9.10 we concluded that the maximum number of distinguishable intervals in a band of frequencies *B* is 2*B*. Hence, the available

<sup>18</sup>From the discussion in Section 9.3 we see that (9.31) also gives the number of bits required to code *S* levels. For example, if we have 8 levels, it takes 3 bits to number the levels (recall that  $8 = 2^3$ ). Hence, taking log to the base 2 of a quantity gives its bit depth.

transmission rate in bits per second, also known as information capacity or channel capacity, can be stated as the number of distinguishable intervals per second multiplied by the bits per interval,

$$C = 2B_{\rm ch} \frac{1}{2} \log_2(1 + {\rm SNR})$$
  
=  $B_{\rm ch} \log_2(1 + {\rm SNR}) {\rm bits/s}$  (9.32)

This is one of the most famous theorems in information theory, formalized by Shannon and known as the *Hartley–Shannon Law*. The interpretation of channel capacity *C* is as follows: while it is possible to transmit information up to *C* bits per second (bps) with negligible error, the error increases rapidly when trying to transmit more than *C* bps. Furthermore, we may trade off signal-to-noise ratio for channel bandwidth: keeping the channel capacity *C* fixed,  $B_{ch}$  can be decreased if SNR is increased and conversely  $B_{ch}$  must be increased if SNR decreases. Thus, in a noisy environment in which SNR is low, using a broad bandwidth to send messages might be advantageous. If data need to be transmitted at a faster rate, (9.32) shows that bandwidth and/or SNR must be increased. To increase SNR by increasing  $P_s$  is costly as a linear increase in *C* requires an exponential increase in  $P_s/P_n$ , which explains the emphasis on increasing bandwidth in communication systems.

Recall that if an analog signal in which the highest frequency is  $f_h$  is to be converted to a digital signal, the sampling frequency must be  $f_s = 2f_h$ . If the analog signal in each sample is represented by *S* quantization levels and if the *S* levels in turn are represented by an *n*-bit binary number, the information rate of the analog signal is given by

$$I = 2f_h \log_2 S \text{bits/s} \tag{9.33}$$

where the number of bits needed to represent the *S* levels is  $n = \log_2 S$ . Assume we want to transmit the digitized signal through a channel which has a capacity of transmitting *C* bps. Another theorem, *Shannon's fundamental theorem*, states that error-free transmission is possible if<sup>19</sup>

$$I \le C \tag{9.34}$$

We have now presented the two most powerful theorems of information theory. The first, Eq. (9.32), states that there is a maximum to the rate at which communication systems can operate reliably, and the second, Eq. (9.34), states that for any code rate *I* less than or equal to the channel capacity *C*, error-free transmission of messages is possible. It should be pointed out that prior to Shannon's work it was believed that increasing the rate of information transmitted over a channel would increase errors. What was surprising is that Shannon proved error-free transmission provided that  $I \le B_{ch} \log_2(1 + SNR)$ , that is, as long as the transmission rate was less than the channel capacity. It should also be pointed out that although Shannon showed error-free communication is possible over a noisy channel, his theorems give limits without any guide on how to design optimum coders or modulators to achieve those limits.

#### Example 9.16

Compare the following two communication systems by finding their respective transmission rates (or channel capacity) *C*. System (a):  $B_{ch} = 5 \text{ kHz}$  and  $\text{SNR}_{dB} = 50 \text{ dB}$ . System (b):  $B_{ch} = 15 \text{ kHz}$  and  $\text{SNR}_{dB} = 17 \text{ dB}$ .

To use Eq. (9.32) for the transmission rate, we first need SNR, which from Eq. (9.29), for system (a), is SNR =  $10^{50/10} = 100,000$ . Then  $C = 5 \text{ kHz} \cdot \log_2 100,000 = 5 \text{ kHz} \cdot 16.7 = 83.3 \text{ kbits/s}$ . For system (b) we obtain  $C = 15 \text{ kHz} \cdot \log_2(10^{17/10}) = 15 \text{ kHz} \cdot 5.7 = 85 \text{ kbits/s}$ . Hence the two systems, even though substantially different, have about the same channel capacity.

# Higher frequencies—Higher data rates

It should be intuitive that higher data rates are possible at higher frequencies. Let us examine that statement. To produce a pulse that can be transmitted over air or cable, like that shown in Fig. 9.4d, we start with a carrier wave at some frequency  $f_0$  and turn it on and off, resulting in a pulse of length T. However, electronic equipment cannot produce an ideal pulse that has vertical sides or sharp corners: the pulse will start gradually, reach its final value and gradually go to zero. To repeat, the duration between the on–off cycle must be long enough so a recognizable carrier wave will exist within the pulse. Let us assume that it takes about 10 periods of the sinusoidal carrier to produce a useful pulse. Many such pulses in sequence, is a bit stream. Fig. 9.17 shows a typical sinusoidal carrier of frequency  $f_0$  which is modulated by digital data, that is, the carrier signal is simply turned on or off, depending on the bit to be transmitted.

If we start with a low-frequency carrier signal with a frequency of, say 1 kHz (kilo hertz), the bit stream will be 100 bits/s (using 10 sinusoidal periods per pulse). For a carrier frequency of 1 MHz, we would have a bit stream of 100 kbits/s, and for 1 GHz, a bit stream of 100 Mbits/s. So, if we need more bandwidth or bits/s (bps) to stream more information, an obvious choice is to use higher frequencies.

For next-generation mobile networks, higher Internet connection speeds are needed. Hence, a migration from 4G to 5G (5th Generation) which operates at higher frequencies, can provide the higher data transfer rates. Currently 5G uses two frequency bands: the first is sub–6 GHz frequency range, also traditionally used by 4G; the new operating frequencies for 5G are 24–86 GHz and are in the rarely used millimeter band (wavelength  $\lambda = 12.5$ –3.5 mm). Currently 4G operates in the region of 700 MHz and 2000 MHz




FIG. 9.17 A sinusoidal signal, modulated by a 1010 data stream.

 $(\lambda = 43 \text{ cm and } \lambda = 15 \text{ cm})$ . Minimum download speeds for 5G are approximately 20 times faster than 4G which has peak speeds of about 1 GB/s (=8Gbps) and about 20 GB/s for 5G.<sup>20</sup> This means that one can download items 20 times faster. Available channel bandwidths for 4G are 5, 10, 15 and 20 MHz, whereas for 5G they are 50, 100, 200 and 400 MHz, which, in part, explains the high download speeds.<sup>21</sup>

Higher frequencies have some characteristics which are different from lower frequencies. In general, the higher the frequency of a wireless signal, the shorter the range. Lowerfrequency signals propagate farther in the environment and have better penetration, meaning they pass through objects such as walls with less attenuation. At millimeter waves, on the other hand, the range will be hundreds of meters rather than kilometers, and, if there is no line-of-site between transmitter and receiver can subject the signal to much loss. Solid obstacles especially, cause more interference to high-frequency propagation. Whereas signals at lower frequencies can easily exist in the shadow of obstacles, higher frequencies begin to mimic light waves and are either attenuated in the shadow or hardly exist there. Hence, it is expected that use of millimeter waves will require many cell sites. Fortunately, antenna size is inversely proportionately to frequency, which will make smaller antennas (on the order of a few cm) possible.

We started this section by showing that higher frequencies are capable of transmitting more digital pulses per second. Let us now see what the constrains are in propagating high data rate signals. As shown in Fig. 9.4d, Fourier transforming<sup>22</sup> a signal which is composed of a carrier  $f_0$  modulated by a pulse of length T, shows a frequency content of 0 to 1/T Hz for this signal, or simply that it has a bandwidth B = 1/T (which rides on the carrier  $f_0$ ). Bandwidth is simply a range of frequencies measured in Hz, and is the difference between the highest and lowest frequencies (see Eq. 9.18). Since Fourier transforming a signal will give us the range of frequencies that makes up the signal, we can state that for signal transmission, the bandwidth of a signal must be less or equal to the bandwidth of the channel that transmits the signal (see Eq. 9.34). Channel bandwidth is therefore a good measure for analog signal transmission. Digital signals, on the other hand, are measured in bits per second (bps). Both are similar concepts as they measure a rate: Hz is in cycles per second and bps is in bits per second.

Bandwidth is a scarce commodity, strictly allocated by the FCC. For example, in the US all "over-the-air" VHF and UHF television broadcast channels are limited to a bandwidth

<sup>20</sup>These are high–end figures. Currently, 5G uses 4G hardware with 5G software, a combination which is not particularly fast and only provides speeds somewhat better than 4G or about 2.5 Gbps.

 $^{21}$ To obtain even higher data rates, next-generation 6G networks are proposed. These will operate in the 100 GHz–3 THz (or wavelength of 3 mm–0.1 mm) frequency range. This is getting close to visible light, which has a frequency range of 430 THz (red)–770 THz (violet) or wavelength of 0.74  $\mu$ m–0.38  $\mu$ m with all the characteristics of light. It can transmit a huge amount of data (we showed that the higher you go up the frequency spectrum, the more data you can carry). On the other hand, the range of terahertz radiation is around 10 m, which is much too short for significant 6G coverage, implying numerous cell sites.

 $^{22}$ Fourier transforming a signal in the time domain, shows the range of frequencies that make up this signal. The essence of the Fourier transform is that it transports us from the time domain to the frequency domain (see Eq. 5.30).

of 6 MHz, irrespective if the broadcast signal is analog or digital.<sup>23</sup> Furthermore, in 2009 FCC terminated analog TV and mandated that all television signals be digital. Television signals, hence, have a large amount of digital data to be transmitted over a limited 6 MHz channel, which required sophisticated schemes to transport this information. Digital TV's high bit rates are needed to encode detailed scenes with rapid motion, which are then displayed on large-sized screens. The relationship between bandwidth (in Hz) and data rate (in bps) can range from straightforward to very complicated: it will depend on how a bit is encoded. In other words, how much data (bps) can be fitted in a given bandwidth is highly dependent on the modulation scheme used. For example, to encode a signal for transmission, we could vary its carrier frequency  $f_0$  by amplitude modulation, by frequency modulation, or by pulse code modulation. These are all simple modulation schemes with limited bit speeds. Wi-Fi, or even television, on the other hand, requires high data rates and must use more complex schemes which needed to be developed and which involve compression and QAM modulation techniques (which, even today, are still evolving).

Before continuing, we should first determine if there are any limits on high data rates. The Hartley-Shannon theorem, Eq. (9.32), gives us this limit, known as the channel capacity

#### $C = B_{ch} \log_2 (1 + SNR) bps$

Channel capacity C defines the maximum rate by which information can be transmitted virtually error-free, over the channel. It tells us that the maximum transmission speed C in bps is limited by the product of channel bandwidth B and signal-to-noise ratio SNR (power of signal/power of noise) of the channel. In other words, analog bandwidth and noise (either quantization or channel noise, whichever is bigger) together, limit the upper bound on channel capacity C. This theorem also states that a noise-free channel ( $P_{Noise} = 0$ , or equivalently SNR =  $\infty$ ) can transmit infinite data. This, obviously is unachievable as any practical channel has inherent noise. Nonetheless, when given a relatively noise-free channel that has large SNR, one can send a lot of bits even in a narrow channel. For example, this is how telephone modems, already in the 1960s were able to send 64 kbps through a 4 kHz channel.<sup>24</sup> Evidently, analog bandwidth B alone does not restrict the channel capacity C (sometimes referred to as "digital bandwidth" C).

<sup>24</sup>The highest speech frequency in a bandlimited 4 kHz channel is 4 kHz, which can be completely reconstructed when sampled at the 8 kHz Nyquist rate. Sampling has converted the analog signal into a discrete-time signal running at 8000 samples per second (see Fig. 9.18). If we divide each sample in 256 steps, we need 8 bits/sample which will give us  $2 \times 4000 \times 8 = 64$  kbps (see Eq. 9.9). The spectral of such a channel transmission is 16 bits/Hz. Since one bit is used for control, gives us the "56 k modems" which were used for dialup Internet access (see also Examples 9.5, 9.15, 9.16, 9.20).

<sup>&</sup>lt;sup>23</sup>The 12 VHF channels 1–13, are in a frequency band of 54–88 and 174–216 MHz. The 55 UHF channels 14–69 are in a band of 470–806 MHz. Each RF channel has a 6 MHz bandwidth. For example, channel 2 occupies 54–60 MHz.

To see how noise limits data transmission, we use Shannon's theorem to express spectral efficiency as

$$C/B = \log_2(1 + SNR)$$
 in bps/Hz

The above expression tells us that the amount of data that can be propagated in a given channel of bandwidth B depends on the signal-to-noise ratio of the channel. Hence, to move more data we can increase signal strength or decrease channel noise. In Shannon's theorem, the data rate C is fixed when B and SNR are fixed. If a source produces a data stream that is too large for a given channel, we can try to reduce the data by removing any redundant source information. Source coding by advanced compression techniques (which discard redundant data in the data stream) and various modulation techniques (which reduce bandwidth) are typically used (hence, spectral efficiency is a property of the modulation and coding used in a channel, and not a property of a channel, per se). Both reduce the number of message symbols to the minimum necessary to represent the information in the message. Since the number of bits is reduced, the bandwidth required is also reduced. In other words, more information can now be transmitted in a given channel. Nowadays, transmitted signals have ever-increasingly large data streams. Such signals after sampling, result in symbols that need to be sent with large number of bits per symbol (that is, after sampling, an A/D converter assigns a numerical bit value to the amplitude of the signal at the instant it is sampled). To accomplish this, sophisticated modulation techniques were developed,<sup>25</sup> such as OAM and 8VSB (8-level vestigial sideband modulation) which reduces the bit stream to a size that a given channel can transmit.

Summarizing, how much data bps can be fitted in a given channel with bandwidth B is largely dependent on the modulation scheme.<sup>26</sup> That is, to improve spectral efficiency, one needs to use higher order modulation. Typically, these are lossy modulations which look to eliminate redundancy in subsequent video frames, thereby reducing the bits needed or equivalently the bandwidth needed. MPEG-2 is such an encoding and is the standard for television broadcasting (it can stream/transmit 19.39 Mbps of digital data in a 6 MHz television channel). It compresses the signal to a reasonable size by discarding much of the visual information in the original signal, which the human eye would not notice was missing—thereby making it possible to stream the data in a channel with restricted bandwidth. Another way to use fewer bits is quadrature amplitude modulation (QAM); it doubles the effective bandwidth by combining two digital bit streams which differ in phase by 90° (quadrature) and are modulated, one bit stream onto a sine wave, the other onto a cosine wave and sent over a single carrier.

<sup>&</sup>lt;sup>25</sup>A television signal is first compressed by MPEG-2 and then modulated by QAM or 8VSB.

<sup>&</sup>lt;sup>26</sup>See also sections on Quadrature Multiplexing and on Compression.

#### Example 9.17

Do higher frequencies mean larger bandwidth?

We will show that if one needs lots of bandwidth, one needs to go to higher frequencies. For example, one can send much more information by modulating a 1 GHz carrier than one can by modulating a 1 kHz carrier. Say we wanted to transmit an audio signal whose highest frequency is 20 kHz. For a 1 MHz carrier, one can do this by shifting the carrier frequency by  $\pm 10$  kHz, or 1%, but for a 1 GHz carrier, one only needs to shift the frequency by 0.0001% to send the same data. This shows that much more data can be transmitted at higher frequencies. Another way of saying it is that for digital streaming at higher frequencies, the bits are shorter and closer to each other, which increases the bandwidth. The larger bandwidth means that high-frequency transmissions can send much more data between devices in less time. We conclude by saying that higher frequencies have potential for larger bandwidth and thus greater channel capacity.

Note: Since there is no direct relationship between frequency and bandwidth, we observe that a 10 MHz channel is 10 MHz wide (its bandwidth), whether it rides on a carrier frequency of 2 GHz or 10 GHz.

#### Example 9.18

Given a 10 MHz bandwidth channel with 80 dB noise, find the digital data rate C of this channel. First we need to find SNR. From Eq. (9.29), we have  $SNR_{dB} = 10 \log_{10} SNR$ . The digital bandwidth, using Eq. (9.32) is then C = B log<sub>2</sub> (1 + SNR) = 10 MHz · log<sub>2</sub> (1 + 10<sup>80/10</sup>) = 10 MHz · 80/ 10 · log<sub>2</sub> 10 = 10 · 10<sup>6</sup> · 8 · 3.32 = 266 Mbps.

# Example 9.19

If a 6 MHz channel transmits a Gbps data stream, what is the spectral efficiency and the SNR of the channel?

The spectral efficiency is Gbps/6 MHz = 167 bps/Hz = log<sub>2</sub> (1 + SNR). The SNR is thus  $2^{167} = 1 + \text{SNR} \approx \text{SNR}$ . The SNR in dB is then  $\text{SNR}_{dB} = 10 \log_{10} \text{SNR} = 10 \log_{10} 2^{167} = 10 \cdot 167 \log_{10} 2 = 501 \text{ dB}$ ; this is an impractically high SNR. On the other hand, the same data rate streamed through a 5G bandwidth of 100 MHz would give10 as spectral efficiency and 30 dB as SNR.

# 9.5.7 Noise created by digitization

To convert an analog signal like the one shown in Fig. 9.18 to a digital signal requires two steps. The first step, called sampling,<sup>27</sup> consists of measuring periodically the value of v(t).

<sup>27</sup>Nyquist's theorem Eq. (9.12) states that no information is lost provided that the sampling rate is at least twice the maximum frequency or bandwidth of the analog signal. This theorem states precisely that the faster a signal changes (the larger its bandwidth), the more frequently one must measure it in order to observe its variations.




FIG. 9.18 Sampling and quantization of the analog signal results in the digital bit stream shown.

These values, called samples, are denoted by the black dots in the figure. The second step is quantization and it consists of assigning a rounded-off numerical value to the sample and representing that value by a binary number,<sup>28</sup> that is, a binary number with a finite number of bits. Clearly the more bits we have available the more accurately we can represent each value because the amplitudes of v(t) can then be subdivided into finer intervals (called quantization intervals). For example, with 3 bits one can represent 8 intervals  $(2^3 \text{ combinations}; 000, 001, 010, 011, 100, 101, 110, 111)$ . If we have available 16 bits (the standard for audio digitization) we can divide each sample value in 65,536 intervals and thus represent the amplitude of v(t) very accurately. In our example shown in Fig. 9.18, the digitization hardware decomposes the range of v(t) values into a set of 8 quantization intervals, and associates a binary number with each interval. Each sample of the analog signal is now represented by a 3-bit binary number (from then on the binary numbers represent v(t) and it is the binary numbers that are processed and/or transmitted over a channel). The hardware, by using the two steps of sampling and quantization, replaces the analog signal v(t) by the bit stream (shown on the bottom of Fig. 9.18) of binary numbers associated with the quantization intervals of the samples. The process of sampling and quantization together is known as digitization. Encoding with binary numbers which can be represented by simple on-off pulses is called pulse code modulation.

<sup>&</sup>lt;sup>28</sup>Recall that any sequence of discrete symbols or characters can be represented by a sequence of binary numbers. For example, the characters on a computer keyboard can be represented by a 7-bit sequence as there are less than 128 characters and  $2^7 = 128$ . Of course the binary string is seven times as long as the character string. Decoding the binary string, 7 bits at a time, we restore the character string. Representing the bits by a series of on–off pulses is pulse code modulation.

It is clear that sampling and quantization introduce errors. The more frequently we sample the better we can represent the variations of the analog signal, and the more quantizing intervals we use the more accurately we can represent the amplitude of the signal. As in every measuring operation, one must decide how precise to make each measurement. A certain amount of rounding off is inevitable. For instance, a sample value of 3.2 V in Fig. 9.18 might be encoded as the binary number equivalent to 3 (i.e., 011). The remainder, 0.2 V, is the quantizing error. Quantizing errors are small if the quantization intervals are small. These errors act just like analog noise that is always present to some extent in any analog signal. We call these errors quantization noise. In encoding speech or television pictures the code words must have enough bits so the noise due to quantizing errors cannot be detected by the listener or viewer, or at least does not add appreciably to the noise already present in the analog signal. With 16-bit encoding of music, quantization noise is essentially undetectable. In black-and-white television a 6-bit code (64 levels) begins to fool the eve into seeing nearly continuous gradations of shades of gray. In color television the use of too few bits results in a noisy picture marred by "snow." Similar to analog noise, we measure quantization noise by the ratio of signal power and quantization noise power. Thus if *n* bits are used to number the quantization intervals, there are then  $2^n$  intervals and a typical error has a magnitude inversely proportional to the number of intervals, i.e.,  $2^{-n}$ . Similar to analog signals, where power is proportional to the square of the magnitude, we can state that the noise power is proportional to  $(2^{-n})^2$ , that is,

$$P_{\text{quant.noise}} \propto 2^{-2n}$$
 (9.35)

The signal-to-noise ratio, which is  $SNR = P_s/P_{quant.noise} = 1/2^{-2n} = 2^{2n}$ , can now be expressed in terms of decibels as

$$SNR_{dB} = 10\log_{10}SNR = 10\log_{10}2^{2n} = 20n\log_{2} \approx 6n$$
(9.36)

This is a useful formula which, given a desired signal-to-noise ratio, states the number of bits n needed when digitizing an analog signal. Eq. (9.36) is also known as the signal to quantization noise ratio (SQNR).

With the derivation of quantization noise, we can now state that there are two major sources of noise. The performance of a digital system is influenced by channel noise, an always-present, additive noise (natural or man-made) introduced anywhere between the input and the output of a channel that affects equally analog and digital signals, and quantization noise which is introduced by the digitization hardware at the input of a channel and propagates along the channel to the receiver output. We have little control over channel noise—it is always there. We minimize it by choosing locations with less noise, using shielded cables, and if possible increasing the transmitted power so as to increase the SNR. This type of noise mainly introduces errors in the received signal: a symbol 1 can be confused with a symbol 0 and vice versa. Quantization noise, on the other hand, is under the control of the designer. We can always decrease this type of noise by dividing the signal range into finer quantization intervals and using more bits (i.e., larger binary numbers) to represent the intervals. However, we do not gain anything by reducing quantization noise much below channel noise as then channel noise sets the effective signal-to-noise ratio. For example, in telephone transmission, a SNR of 48 dB is acceptable. Using Eq. (9.36), 48 = 6n, which gives n = 8 bits. Assuming channel noise is 48 dB, when using 8 bits for encoding, channel and quantization noise are comparable. If more than 8 bits are used, channel noise dominates the quality of received speech; if less bits are used quantization noise dominates. Finally, unlike channel noise, quantization noise is signal dependent, meaning that it vanishes when the message signal is turned off.

# 

#### Example 9.20

Compare bit rates and noise in some practical systems.

If the hardware which performs the digitization uses *n* bits per sample and if it samples the analog signal at a rate of  $f_s$  times per second, then the hardware produces a bit stream which has a rate of  $n \cdot f_s$  bits per second. The frequency  $f_s$  of sampling must be at least twice as high as the highest frequency  $f_h$  in the signal, that is,  $f_s \ge 2 f_h$ . The bit stream then has a rate of  $2n f_h$  and a signal-to-noise ratio of 6n dB.

The telephone network can transmit voice signal frequencies up to 4 kHz and achieve a signal-to-noise ratio of 48 dB. Sampling must then be at  $2 \cdot 4$  kHz = 8 kHz with 48/6 = 8 bits per sample, giving the digitized voice signal a rate of 8 kHz  $\cdot 8 = 64$  kbps.

Compact CD discs can achieve SNRs of 96 dB and high frequencies of  $f_h = 20$  kHz. Sampling at 40 kHz and quantizing with 96/6 = 16 bits per sample gives 640 kbps per stereo channel or 1.28 Mbps for both channels.

If a television video signal has a high frequency of 4.2 MHz (at baseband) and requires at least 48 dB for acceptable viewing, the bit stream must be  $2 \cdot 4.2$  MHz  $\cdot (48/6) = 67.2$  Mbps.

# 9.5.8 AM, FM, and pulse code modulation (PCM)

Modulation is a technique of imparting baseband information on a carrier. Unlike baseband signals such as music and speech which are acoustic signals and have a limited propagation range, carrier signals are electromagnetic waves and can propagate long distances at the velocity of light.<sup>29</sup> Modulation, such as AM, is used to move a baseband signal anywhere in the frequency spectrum, which is important when multiplexing (combining) many signals. The carrier signal can have any waveshape, although in practice, it usually is a sine wave with amplitude and frequency that can be modulated by the baseband signal.

### Amplitude modulation (AM)

Fig. 9.19a shows a carrier signal which is a sinusoid with constant amplitude and frequency. It is typically a radio frequency (RF) wave and must be much higher in frequency

<sup>29</sup>Using a historical perspective, we can compare a mail-pouch message to a baseband signal message—both need to be delivered from point *A* to point *B*. The Pony Express did it for the pouch at a speed of about 10 miles per hour, while the carrier signal does it for the baseband signal at 186,000 miles per second.




FIG. 9.19 (a) The carrier is a pure sinusoidal radio frequency wave—an analog signal that can be modulated for transmission by AM, FM, and PCM. (b) The modulating signal which typically is a complex AC signal must be given a DC bias so as not to have a section with negative voltage, (c) An AM signal, which is a continuous variation in the amplitude of the carrier wave, is transmitted and the original signal (the envelope) is recovered or demodulated at the receiver and can be reproduced by a loudspeaker, for example. (d) In an FM signal the amplitude of the modulating signal varies the frequency of the carrier wave without affecting its amplitude (which makes FM more immune to noise), (e) When PCM is used to transmit an analog signal (b), the voltage is first sampled and the voltage values are then expressed as binary numbers, (f) The binary numbers are then transmitted as pulsed signals. At the receiver, the sequence of pulses is decoded to obtain the original signal.

(at least by a factor of 10) than the modulating baseband signal. The next figure, Fig. 9.19b, is the modulating signal—it could be a small part of a voice signal. An AM modulator is a multiplier. The amplitude-modulated signal, shown in Fig. 9.19c, is the product of multiplying a carrier and a modulating signal. It results in a new signal which has the same frequency as the carrier but its amplitude varies in synchronism with the modulating signal. The variation of the amplitude manifests itself as two new bands of frequencies about the carrier frequency. As shown in Fig. 9.19, it is these two bands that contain the information of the original baseband signal. AM therefore doubles the bandwidth of the original message. The amplitude-modulated signal is now ready to be transmitted, either over a transmission line or as a wireless signal.

Although not apparent from Fig. 9.19c, AM shifts the baseband frequencies to two higher bands of frequencies centered about the carrier frequency  $f_c$ . We can readily show this by considering a very simple baseband message,  $A \cdot \cos \omega_m t$ , which is a pure tone of frequency  $f_m$  and amplitude A such as produced by a whistle. Then, with the help of the trigonometric identity

$$2\cos x \cdot \cos y = \cos \left( x - y \right) + \cos \left( x + y \right)$$


if we use the shifted<sup>30</sup> baseband signal  $(1 + 0.8 \cos \omega_m t)$  to modulate the carrier signal  $\cos \omega_c t$  we obtain

$$(1+0.8\cos\omega_m t)\cos\omega_c t = 0.4\cos(\omega_c - \omega_m)t + 0.4\cos(\omega_c + \omega_m)t + \cos\omega_c t$$
(9.37)

Eq. (9.37) states that the modulating process (the left side) results in three frequencies: a difference frequency between carrier and baseband signal, a sum frequency between carrier and baseband, and the carrier signal. This is pictured in Fig. 9.20a, a frequencydomain diagram. If in place of a single-frequency message we have a band of frequencies ranging from 0 to *B* as shown in Fig. 9.20b, the modulating process<sup>31</sup> results in shifting the original baseband spectrum to a double-sided spectrum centered about the carrier frequency  $f_c$ . The implications of this are as follows: say we have three telephone signals, each 4 kHz wide, that we need to combine and transmit simultaneously over a trunk

<sup>30</sup>Baseband signals are usually typical AC signals that have positive and negative excursions. If such a signal were to modulate a high-frequency carrier, the top and bottom envelopes (or the peaks) of the modulated signal shown in Fig. 9.19c would not be faithful copies of the baseband signal as they would cross into each other. By giving the baseband signal a DC level, we make sure that the envelope of the modulated signal has the shape of the original baseband message. Here we have chosen a 1 V DC level and 0.8 V peak level for the AC signal. We must be careful not to overmodulate the carrier as then distortion would again result. For example, for the AC signal peak level larger than 1 V (when added to the 1 V DC level) the modulating signal would again have negative parts which would result in crossing of the bottom and top envelopes, causing distortion. Summarizing, a constant DC level is added to the modulating signal to prevent overmodulation of the carrier. See also p. 377 for an introduction to AM.

<sup>31</sup>The doubling of bandwidth with AM modulation can also be seen by examining the Fourier transforms in Fig. 9.4c and d. In Fig. 9.4c we have a *T*-long pulse which has a baseband of 1/T (the infinite bandwidth of a square pulse is approximated by a finite bandwidth which contains most of the energy of the pulse and is seen to extend from 0 to the frequency 1/T). When such a pulse is used to multiply (modulate) a sinusoid (carrier) of frequency  $f_{o}$  in Fig. 9.4d, the bandwidth is doubled and centered at  $f_{o}$ .



**FIG. 9.20** (a) The message band (baseband) contains a single tone of frequency  $f_m$ . AM shifts  $f_m$  to two higher frequencies, (b) AM shifts the entire message band to a higher frequency  $f_c$ . (c) Use of AM to separate three messages of bandwidth  $B_1$ ,  $B_2$ , and  $B_3$ , referred to as frequency-division multiplexing.

(a wide-band channel). We can send one message at baseband, the second shifted to a higher frequency, and the third shifted to a still higher frequency. The shifting is done by amplitude-modulating a carrier signal  $f_{c2}$  by the second message and modulating carrier  $f_{c3}$  by the third message, as shown in Fig. 9.20c. As long as the message bands do not overlap one another the messages will be transmitted distortion-free; it is up to the designer how wide to make the guard bands between messages without wasting spectrum space. This process is referred to as frequency multiplexing and will be addressed further in the next section.


# Frequency modulation (FM)

In frequency modulation, the frequency rather than the amplitude of the carrier wave is made to vary in proportion to the varying amplitude of the modulating signal, as shown in Fig. 9.19d. A simple method to achieve FM is to vary the capacitance of a resonant LC circuit in a transmitter. Because the frequency of a radio wave is less vulnerable to noise than the amplitude, FM was originally introduced to reduce noise and improve the quality of radio reception. In order to accomplish this, FM radio signals have bandwidth several times that of AM signals. Bandwidths six times or larger are common. For example, commercial stereo FM broadcasting (88–108 MHz) is assigned a bandwidth of 200 kHz in which to broadcast 15 kHz of audio-music bandwidth. One speaks of FM trading bandwidth for noise. Also in AM if the amplitude of modulation is to be increased, the power must be increased proportionately. In FM the amplitude of the frequency modulation can be increased without increasing the power at all. In addition, since the amplitude of the

FM signal remains constant, amplitude limiters can be set close to the FM signal amplitude and thus very effectively reduce impulse noise. AM was adopted for the transmission of the video part of a TV signal because AM is the least wasteful of the radio frequency spectrum, which is a precious commodity in a wireless environment. FM, though, because of its relative noise-free reception, is used to transmit the audio part of the television signal.

# Pulse code modulation (PCM)

PCM is one of the most noise-resistant transmission methods. The main advantage of pulse code modulation is that the message in PCM is a train of pulses of equal height which can be regenerated almost perfectly any number of times along the propagation path because the information is not dependent on the precise height and shape of the pulses, but is more dependent on recognizing whether the pulse is there or is not there. A pulse which has deteriorated in shape and size still can be identified at the receiver as the presence of a pulse, that is, as the presence of a bit. Before the pulses in a pulse train become so distorted that error-free decision between 1's and 0's becomes difficult, the pulse train is simply regenerated to its original form and resent as if it were the original message. Fig. 9.21 shows how regenerative repeaters extract the original digital signal from a noise-contaminated digital signal. Although the received signal has a very different appearance from that transmitted, it is possible to obtain a perfect replica of the original by means of a circuit which samples the distorted waveform at the midpoint of the digital symbol period, and generates a high or low voltage output depending on whether the sample is above or below an appropriate threshold voltage  $v_r$ . If it is above then it is decided that a "1" is present, and if below then a "0." Hence, a PCM repeater is not a conventional



**FIG. 9.21** (a) Digital and (b) analog signals are both severely attenuated and distorted by noise when traveling long distances either on wires or in free space. In analog transmission, both noise and distortion are amplified by the repeaters (which are basically amplifiers), leading eventually to an unrecognizable signal. Analog amplification has no mechanism for separating noise from signal. In digital transmission, the contaminated signal at the input of each regenerative repeater is examined at each time position to see if the voltage is higher or lower than the reference voltage  $v_t$ . Using this information the repeater then regenerates the original digital signal.

amplifier but rather a circuit designed to detect whether an electrical pulse is present or absent. A moderate amount of noise added to a pulse does not alter the basic fact that a pulse is present. Conversely, if a pulse is absent from a particular time slot, a considerable amount of noise must be present before there will be a false indication of a pulse. A device that can perform the A/D (analog/digital) and the D/A conversions is referred to as a *coder-decoder*, or simply a *codec*. Bandwidth requirements for the transmission of pulses were already determined in Eq. (9.20): essentially pulses of length *T* can be transmitted over a channel of 1/2T Hz. It can now be stated that in modern communications PCM has facilitated the convergence of telecommunications and computing: because simple on–off pulses that represent bits are transmitted, PCM messages can easily interact with the digital computer. This natural interaction between digital communication networks and computers gave rise to local area networks (LANs) and the Internet.

Pulse code modulation is a process which begins by low-pass filtering the analog signal to ensure that no frequencies above  $f_{max}$  are present. Such a filter is called an antialiasing filter. The next step is to sample the signal. A clock circuit generates pulses at the Nyquist sampling rate of at least  $2f_{max}$ , which are used by the sampler to produce  $2f_{max}$  samples of the analog signal per second. This is followed by quantizing (into  $2^n$  levels) and rounding off each sampled value. The result of sampling and quantizing-called digitization-is a series of varying-amplitude pulses at the sampling rate. Such a pulse-amplitudemodulated (PAM) signal, discrete in time and in amplitude, is shown in Fig. 9.16a. This signal is basically a step-modulated AM signal subject to degradation by noise as any AM signal is. To convert these step pulses to a digital signal, the quantized value of each step is expressed (coded) as a binary number. The bits of the binary number can then be represented by simple on-off pulses. The pulses are grouped according to the grouping of the bits in the binary number and are then transmitted in rapid<sup>32</sup> sequence. As the transmitted on-off pulses are of equal amplitude, they are immune to additive noise in the sense that only the presence or absence of a pulse needs to be determined at the receiver. This process is reversed at the receiver, which converts binary data into an analog signal by first decoding the received binary numbers into a "staircase" analog signal (Fig. 9.16a) which is then smoothed by passing it through a low-pass filter with bandwidth  $f_{\text{max}}$ .

#### Example 9.21

Fig. 9.18 shows an analog signal and the pulse-code-modulated bit stream which represents it. Since the sampling of the analog signal is fairly coarse, it is sufficient to use 3 bits (n = 3) to code the voltage range, giving an accuracy of 1 part in 7. The resulting bit stream has a rate of  $2f_{\text{max}} \cdot n = 6f_{\text{max}}$  and the signal-to-noise ratio is 6n = 18 dB. The channel bandwidth required for transmission of the bit stream is  $3f_{\text{max}}$  using the criterion of 2 bits per cycle at the highest signal

<sup>32</sup>The rapidity of the pulses is determined by the quality of the hardware, with high-grade equipment operating at gigabit rates. An additional bit might be needed to signal the beginning and end of each group, allowing the receiver to identify and separate the bit groups.

frequency (see Eq. 9.20). Thus when transmitting a 3-bit coded PCM signal, the channel bandwidth must be three times larger than when sending the original analog signal.

Fig. 9.19f is another bit stream with a 4-bit grouping representing the analog signal of Fig. 9.19b. Here the bit stream is  $8f_{\text{max}}$  and the SNR is 24 dB. The bandwidth requirement is  $2f_{\text{max}} \cdot n/2 = f_{\text{max}} \cdot n = 4f_{\text{max}}$ , or four times the analog signal requirement. *Note*: for PCM the necessary transmission bandwidth is simply the analog signal bandwidth multiplied by the bit depth.

## Compression of digital signals

#### Compression

In this section we take a closer look at the notion of information. So far when discussing the quantity of information produced by a source, we have been focusing on the number of different *values* a signal can take on at a given time. For example, the traffic light in Fig. 9.1a can take on 8 values, which corresponds to 3 bits of information. This measure of information represents the amount of information that this source could emit. However, the actual amount emitted will depend on how the source is used. For example, a typical traffic light only operates in 3 of the 8 possible states (corresponding to exactly one light being on). Under such a restriction, the information produced by the source in one time-period reduces to

$$I_0 = \log_2 3 = 1.58 \ bits. \tag{9.38}$$

If we encoded this information using the representation in Fig. 9.1, then it would require 3 bits to encode each state, which is almost double the amount of information shown in Eq. (9.38). However, the needed information can be reduced by changing the way that information is represented. Instead of encoding the possible 8 states as in Fig. 9.1, we could instead adopt a representation that only encodes the states that actually occur. One such encoding is shown in Fig. 9.22, where the first column lists the 3 states in which exactly one light is on using the original encoding in Fig. 9.1, the second column shows a new encoding of these states that uses either 1 or 2 bits per state.

State	New
	Encoding
100	0
010	10
001	11

FIG. 9.22 A new encoding of the states of a traffic light.



FIG. 9.23 An example of compression/decompression.

Assuming that the states are all equally likely, on average the new encoding will now require

$$\frac{1}{3}(1) + \frac{1}{3}(2) + \frac{1}{3}(2) = 1.67$$
 bits. (9.39)

The process of going from the original encoding to the newer one which uses fewer bits is an example of *data compression*. The algorithm that specifies the new encoding of the data is referred to as a *source code*. Such a code maps the original binary representation of the possible information states into a new set of code words. Note that the reduction in the number of bits was due to recognizing that certain states would not occur and thus not assigning code words to them.

We can think of a source code like this as a look-up table that is shared by two parties communicating. When one party send a message to another, it may start with its information encoded in some standard form. For our traffic light example, this could be the representation in Fig. 9.1. Before sending the information, this party uses this look-up table to compress the information by using the new encoding. The receiving party can then use the same table to de-compress this information and restore it to its original representation. An example of this is shown in Fig. 9.23 below, where the encoder block compresses the information. In this example, compressing reduces the number of bits that need to be transmitted. This enables the information to be sent at a faster rate.

One might wonder why we did not use the single bit to represent two states and further reduce the needed number of bits (e.g., we could have encoded the state (0 1 0) with a 1). The issue here is that one is typically interested in encoding a sequence of information states over time and so we need to be able to determine when one code word stops and the next one begins. With the code in Fig. 9.22, this is possible, as every codeword that starts with a 1 has a length of two, while the codeword that starts with 0 has a length of one. If we instead represent two states with a single bit, this is no longer the case.

# Example 9.22

Suppose that data is compressed using the code in Fig. 9.22 resulting in the following sequence of bits: 01011 (sent from left-to-right). What is the original encoding of the data sent (before compression)?

The first 0 must represent the state 100, since no other codewords start with a 0. Removing this the next codeword must be 10 which represents the state 010 (as 1 is not a codeword and

10 is). Finally, the last codeword sent must have been 11, representing 001. So, the original encoding of the data was 100 010 001.

More generally, a source may not use some states as frequently as others (the preceding being an extreme example where certain states are never used). For our traffic light example, suppose that this light operated <sup>3</sup>/<sub>4</sub> of the time in the state (1 0 0) and only turned to the other two states 1/8 of the time each. For example, this could arise if the state (1 0 0) represented a green light signaling "normal operation" and the other states represented a yellow or red light that only came on during emergencies. In this case, if we use the same encoding as in the previous table, the average number of bits required to encode the state becomes

$$\frac{3}{4}(1) + \frac{1}{8}(2) + \frac{1}{8}(2) = 1.25$$
 bits.

Where we have multiplied the number of bits for each state by the probability it occurs. This is less than that in Eq. (9.38). Note that in this example, the decision of which state to assign the short codeword to is important, as illustrated next.

#### Example 9.23

Suppose that instead of using the encoding in Fig. 9.22, we instead assigned a single bit to the state (0 1 0) and used 2 bits for the other two state. If each state, still occurred with the same probability as in the preceding discussion, what it the average number of bits used?

$$\frac{3}{4}(2) + \frac{1}{8}(1) + \frac{1}{8}(2) = 1.88$$
 bits.

This is larger than the average number of bits per state used in the original encoding. This illustrates a basic principle: to compress a given information source, we want to assign shorter code words to more likely states and use longer codewords for less likely ones.

#### Information and entropy

In the previous examples we have seen that measuring the information produced by a source as simply the base 2 logarithm of the number of possible states does not always capture the average number of bits needs to represent the source, i.e., it does not provide any guidance on how well the source can be compressed. In this section we discuss a more sophisticated way of measuring information that does capture this.

Suppose that a professor at the start of a 50-min class made one of the following two statements:

- "class today will be 50 min long"
- "class today will be only 10 min long"

Intuitively, the second statement provides more "information" as it is not what one expects to hear. Formally this can be captured by assigning probabilities to these two

statements, where the second statement would have a much smaller probability than the first. Using this, we then define the information provided by a state *x* as being given by

$$I(x) = \log_2 \frac{1}{p(x)} \text{bits.}$$

Here, p(x) denotes the probability that the source is in state x (in our example, the state corresponds to the statement made by the professor). A less likely state will have a smaller value of p(x) and thus a larger amount of information. The unit used to measure information is again bits due to the use of base 2 logarithms.

Returning to our traffic light example, the same idea can be applied. For example, if the light generates the 3 signals (green, yellow, red) with equal probability, then the probability of each signal will be 1/3 and the amount of information produced by each signal is

$$I(x) = \log_2 \frac{1}{1/3} = \log_2 3 = 1.58$$
 bits

This is the same as in the Eq. (9.38) above. In other words, our previous notion of information matches this new notion when the sources are equally likely to generate each possible information state.

When a source does not generate each state equally likely, then different states will convey different amount of information. The notion of *entropy* provides a single value to characterize such sources. This quantity is given by taking the average of the information produced in each state. For example, using the same probabilities as in Eq. (9.39), the information produced by the three states are:

$$I(1 0 0) = \log_2 \frac{1}{3/4} = 0.42 \text{ bits,}$$
$$I(0 1 0) = \log_2 \frac{1}{1/8} = 3 \text{ bits,}$$
$$I(0 0 1) = \log_2 \frac{1}{1/8} = 3 \text{ bits.}$$

The resulting entropy, H, is then given by

$$H = \frac{3}{4}(0.42) + \frac{1}{8}(3) + \frac{1}{8}(3) = 1.07 \text{ bits.}$$

The entropy of a source can be shown to provide a fundamental lower bound on average number of bits needed to represent an information source, i.e., it gives a lower bound on how well a source can be compressed. Note that in our example, this bound is only slightly less than the value in Eq. (9.39). One might ask, can better source codes be found that exactly meet this bound? If one is encoding simply a single information state at a time, then the answer is generally "no." However, if one encodes groups of states together, then by encoding a large enough group of states, one can design source codes that are arbitrarily close to this bound. In this sense, entropy gives a sharp answer to the question of how well a source can be compressed.

The same ideas can be applied to other information sources, for example in the case of a teletype machine, certain letters in typical written English are more common than others (e.g., "t" is much more common than "z"), and thus convey different amounts of information. By exploiting this fact, the output of a teletype machine (or other forms of written text) can be compressed. Moreover, as we noted above, one is typically interested in compressing a sequence of outputs from an information source. In these cases, the amount of compression that can be achieved is greater when one compresses several outputs simultaneously. For example, with written English, instead of compressing single letters, one can compress groups of letters. An advantage of doing this is that it enables one to exploit correlations among letters, such as that fact that "th" commonly occurs, while "tq" is much less common. Similar effects can be found in speech or video. For example, in a digital image, groups of neighboring pixels will often have very similar values, which can be exploited to enable better compression. In the case of digital video, there are also often correlations over time that can be exploited (i.e., two video frames in sequence will often be very similar).

# Example 9.24

Suppose that an information source generates one of four different outputs: "left," "right," "up," and "down." Determine the entropy of this source if each output is generated with the following probability.

Output	Probability
Left	0.2
Right	0.2
Up	0.5
Down	0.1

To determine the entropy, we first determine the information provided by each output as follows:

$$I(left) = \log_2 \frac{1}{0.2} = 2.32 \text{ bits,}$$
$$I(right) = \log_2 \frac{1}{0.2} = 2.32 \text{ bits,}$$
$$I(up) = \log_2 \frac{1}{0.5} = 1 \text{ bits,}$$
$$I(Down) = \log_2 \frac{1}{0.1} = 3.32 \text{ bits.}$$

The entropy is then given by averaging the information:

$$H = 0.2(2.32) + 0.2(2.32) + 0.5(1) + 0.1(3.32) = 1.76$$
 bits.

Our discussion has assumed that the various probabilities of information states are known. In practice, this may not be true. Instead one can use *adaptive algorithms* which learn the underlying probability distribution and use this to compress the data. For example, the well-known ZIP utility for compressing computer files uses such an approach.

#### Lossy compression

So far we have focused on what are called *lossless* compression schemes, i.e., on schemes in which we can exactly recover the original information states from the compressed code words. In some cases, this requirement can be relaxed, i.e., it may be allowable to lose some information during compression. For example, as we have noted, many audio systems use 8 or 16 bits to represent an audio signal, but for some applications fewer levels (lower resolution) is tolerable. Reducing these levels can be viewed as a form of compression, but in this case the compression is lossy, i.e., some information is lost that cannot be recovered. Instead of simply blindly reducing these levels, more sophisticated algorithms use properties of the signal being compressed to selectively reduce the amount of data needed while trying to keep the quality as high as possible. For example, the human ear is less sensitive to higher frequencies and so one can design ways to compress audio signal that reduce the bits used for higher frequency sounds, while using more bits for lower frequencies. A well-known example of this is the MP3 format for compressing audio. By utilizing these approaches an MP3 compressed audio signal may be up to 95% smaller than the corresponding uncompressed audio signal.

Similar ideas can be applied to images or video signals, e.g., by reducing either the number of bits per pixel and/or the number of pixels per frame one can compress a video, but at the cost of losing some information. Again, more sophisticated approaches are possible that account for human perception. Such approaches can also be followed by using lossless compression to further reduce the needed number of bits. JPEG is a well-known standard for lossy compression of digital images and reduce the size of an image by 90% with little perceptual loss of quality. An example of lossy video compression is the MPEG-2 standard that is used in digital television and in DVD-video. As with JPEG, MPEG can typically obtain a compression ratio on the order of 90%.

Many compression standards including MPEG support different levels of compression, where the more a signal is compressed the lower the quality. The amount of compression used in practice depends in part on the application and the nature of the original signal. For example, in the case of video, a segment of video in which there is little motion may be easier to compress compared to a scene with rapid motion. The reason for this being that a video encoder can better exploit temporal correlations in the segment with little motion to achieve more compression.

## Quadrature multiplexing and QAM

#### Quadrature multiplexing

In our discussion of AM we considered modulating the carrier signal  $\cos \omega_c t$ . Given such a carrier, the corresponding *quadrature carrier* is the signal  $\sin \omega_c t$ , which is 90° out of phase with the original *in-phase signal*. A key property of a pair of in-phase and quadrature carriers is that one can simultaneously modulate each of these with different messages and then recover the two messages at a receiver. For example, given messages  $m_1(t)$  and  $m_2(t)$ , one can transmit the signal

$$m_1(t)\cos\omega_c t + m_2(t)\sin\omega_c t. \tag{9.40}$$

At the receiver one can then determine both  $m_1(t)$  and  $m_2(t)$ . For example, if we multiply the signal in Eq. (9.40) by 2 cos  $\omega_c t$ , and use trigonometric identities, we have

$$(m_1(t)\cos\omega_c t + m_2(t)\sin\omega_c t) 2\cos\omega_c t = m_1(t) + m_1(t)\cos2\omega_c t + m_2(t)\sin2\omega_c t$$

As in the discussion of AM, the terms  $m_1(t) \cos 2\omega_c t$  and  $m_2(t) \sin 2\omega_c t$  will each have double-sided spectrum that is shifted to be centered around the frequency  $2\omega_c$  (double the carrier frequency). These terms can then be removed by passing this signal through a lowpass filter, leaving the message  $m_1(t)$ .<sup>33</sup> Likewise, if we first multiply by 2 sin  $\omega_c t$  and again low pass filter, we can recover the message  $m_2(t)$ .

The preceding procedure provides another way of combining or multiplexing two different signals, referred to as *quadrature multiplexing*. If both of the messages have a bandwidth of *B* Hz. Then as in Fig. 9.20b, the spectrum of this quadrature multiplexed signal will have a bandwidth of 2*B* centered around the carrier frequency. In other words, without using any additional bandwidth compared to AM, we are able to send not one but two messages. The cost of this is in the receiver design as a more sophisticated receiver is needed compared to an AM receiver and the receiver is much more sensitive to errors in the carrier phase.

#### QAM

The idea behind quadrature multiplexing can also be used to send digital data, resulting in an approach known as Quadrature Amplitude Multiplexing (QAM). In the simplest case we can think of the two messages in Eq. (9.40) as being pulses with amplitudes of either +1 or -1, where each pulse would convey 1 bit of information (e.g., by mapping a 0 to -1and a 1 to +1). In this case, each time one transmits a modulated pair of pulses using QAM, 2 bits of information are transmitted (one bit on the in-phase carrier and one bit on the quadrature carrier). Such a modulation scheme is referred to a 4-QAM since there are 4 possible values that this 2-bit sequence can take on. These values can be viewed as points in a signal constellation as shown in Fig. 9.24.

In this figure the x-axis indicates the amplitude of the in-phase pulse, while the y-axis indicates the amplitude of the quadrature pulse. As this figure shows, one can think of the

<sup>&</sup>lt;sup>33</sup>As in the discussion of AM, we are assuming here that the messages  $m_1(t)$  and  $m_2(t)$  have a spectrum whose width is much smaller than the carrier frequency.




FIG. 9.24 A 4-QAM constellation.

in-phase and quadrature carriers as if they represent two orthogonal dimensions. The 4 dots represent the possible signals that can be sent, with each dot labeled with the corresponding bit pattern that it represents. The points in this constellation are often referred to as symbols, so that in the 4-QAM constellation there are 4 possible symbols, with each symbol representing 2 bits.

This idea can be generalized to define larger QAM constellations. Namely, instead of using pulses with binary valued amplitudes, one can use pulses that take on a larger number of values, and create more constellation points. Typically, the pulse amplitudes take on an even number of values that are equally spaced. For example, the values could be  $\pm a, \pm 3a, \pm 5a, \ldots$  for some constant *a*. If each pulse takes on *k* values, then the number of constellation points or symbols, *M*, will satisfy  $M = k^2$ . In practice, *k* is typically a power of 2. For example, when k = 4, there will be 16 symbols, resulting in a 16-QAM modulation scheme. In this case, each symbol will convey 4 bits of information. An example of the resulting constellation is shown in Fig. 9.25.

Larger QAM constellations are also used in practice. For example, in the U.S., 64-QAM and 256-QAM are used for digital cable, a technology used by cable companies to transmit digital video to their customers. Some technologies use even larger constellations such as 1024-QAM or 4096-QAM.

The bit-rate of a system using QAM modulation depends also on the number of symbols sent per second as illustrated next.

#### Example 9.25

In a 64-QAM constellation, how many bits of information are sent in each symbol?

If 10<sup>6</sup> symbols are sent per second, what is the bit-rate of the system?

Since  $64 = 2^6$ , there will be 6 bits in each symbol. The bit-rate can then be found by multiplying this by the symbol rate, i.e.

Bit-rate =  $(6 \text{ bits/symbol}) \times 10^{\circ}6 (\text{symbols/s})$ .

Quadrature value (1,0,0,0) $(1,0,0,1) \land (1,0,1,1)$ (1,0,1,0)(1,1,0,0)(1,1,0,1)(1,1,1,1)(1,1,1,0)(0,1,0,0)(0,1,0,1)In-phase value (0,1,1,1)(0,1,1,0)(0,0,0,0)(0,0,0,1)(0,0,1,1)(0,0,1,0)

FIG. 9.25 A 16-QAM constellation.

This results in a bit-rate of 6 Mbps.

The number of symbols per second that can be sent is constrained by the available bandwidth. Increasing the constellation size enables one to send more bits in each symbol without increasing the bandwidth needed. However, there is a cost to this. Typically, the modulated signal is constrained in the amount of power it can use, which limits the largest amplitude that can be transmitted. The only way to increase the constellation size without increasing the power is to decrease the distance between constellation points (i.e., this corresponds to decreasing the parameter *a* defined above). As the distance between constellation points becomes small, it becomes harder for the receiver to distinguish between different constellation points in the presence of noise. Some systems adapt the constellation size based on the environment, using smaller constellations when the signal power is weaker and larger constellations when the signal power is stronger. An example of this is the 4G LTE (Long Term Evolution) standard used for cellular data.

## 9.5.9 Multiplexing

Sending more than one message over a single channel generally requires a technique referred to as multiplexing.<sup>34</sup> The need for multiplexing of messages is obvious: when building a single communication link between two cities, whether by laying down a bundle of

<sup>&</sup>lt;sup>34</sup>To explain multiplexing, which is a technique to send different messages over the same link at the same time, many references use the following analogy: two pairs of people in a crowded room could carry on distinct conversations if one pair would speak in low-frequency tones and the other in high-frequency tones, with each pair being able to listen to only their tones, thus filtering out the other conversations, which would be an example of frequency-division multiplexing. Another way that the two conversations could take place would be for each pair to speak at different times only. Alternating conversations is an example of time-division multiplexing. Different pairs huddling in different parts of the room for the purpose of conversing would be an example of space-division multiplexing (using different links or circuits to carry conversations). Finally, if different pairs speak on different topics, one pair might be able to listen only to their topic, screening out other conversations, which would be an example of code-division multiplexing.

twisted-pair telephone lines, a coaxial cable, fiberoptic cable, or a satellite link, one can expect that thousands of messages will be routed over such a link, also referred to as a trunk.

## Frequency-division multiplexing

In the older system of analog transmission what is typically done is to divide the entire bandwidth of such a link, which can be viewed as one big channel, into smaller subchannels. For example, a single twisted-pair telephone cable, less than 1 km long, has a channel bandwidth of about 1 MHz which could be potentially divided into 250 telephone channels. Each of these subchannels would have a bandwidth of about 4 kHz, which is sufficient for voice conversation, but not music, which requires at least a 10 kHz bandwidth and would sound unnaturally tinny if received over telephone. We refer to division of a large bandwidth into smaller ones as frequency-division multiplexing. It is a method that is available for both analog and digital signals. The technique for separating messages in frequency space is AM modulation, which was already considered in the previous section on AM. In Fig. 9.20c we showed that when each of several messages modulates a single-frequency signal (a carrier), the messages are separated and shifted to higher frequency bands which then can be transmitted together over a wide-band channel. Fig. 9.26a shows three messages occupying three distinct frequency bands. The messages are separated by the difference in frequency of the different carrier signals  $f_{c1}$ ,  $f_{c2}$ , and  $f_{c3}$ . Of course the wide-band channel must have a bandwidth equal to the sum of the individual channel bandwidths. At the receiver, a bank of filters, occupying the same frequency bands as those shown in Fig. 9.26a, is used to separate the different message signals which then can be demodulated. Another example of frequency multiplexing is AM and FM broadcasting. There, many stations transmit different frequency signals simultaneously over a wide-band channel known as the AM band (540 kHz-1.6 MHz) and the FM band (88-108 MHz).

## Time-division multiplexing

Time-division multiplexing (TDM), on the other hand, is only used with digital signals, which are a stream of pulses representing the 0 and 1's of a message. Since modern digital equipment can process 0 and 1's much faster than the 0 and 1's that come from a typical




FIG. 9.26 Finite-bandwidth signals are separated in the (a) frequency domain and (b) time domain by time-division multiplexing.

message, we can take several messages and interleave the 0 and 1's from the different messages and send the packet simultaneously over a single channel. Thus TDM is a method for combining many low-speed digital signals into a single high-speed pulse train. Multiplexing *C* channels, each sampled at *S* samples per second and coded using *n* bits per sample, gives a rate *R* for the pulse train of

$$R = C \cdot S \cdot n \text{ bits per second} \tag{9.41}$$

At the receiving end the messages are separated by a decoder. This is a very efficient way to send many messages simultaneously over the same channel.

Fig. 9.27a shows a multiplexer and demultiplexer, represented by a mechanically driven switch. N voice<sup>35</sup> channels are placed sequentially on a high-capacity channel and again separated at the receiving end by the demultiplexer. In TDM the high-capacity channel is divided into N "logical" channels and data in each of the N incoming voice channels are placed in a designated "logical" channel. The procedure is as follows: time on the high-capacity channel is divided into fixed length intervals called frames. Time in each frame is further subdivided into N fixed-length intervals usually referred to as slots: slot 1, slot 2, ..., slot N. A slot is 1 bit wide.<sup>36</sup> A "logical" channel occupies a single slot in




FIG. 9.27 (a) Time-division multiplexing of N voice channels, (b) Three low-speed digital voice signals are combined (by interleaving) into a higher-speed pulse train.

<sup>35</sup>The fact that the signals are all shown as encoded voice is unimportant. Digitized signals of all types (data, graphics, video) can be interleaved in the same way. Only the pulse rate, and not the nature of the original signal, is a factor.

<sup>36</sup>A reference timing signal (called the *framing signal*) identifies the pulse position of voice channel 1; the subsequent pulse positions of channels 2,3, ..., N are generated by an electronic counter that is synchronized to the framing signal. For ease of understanding we stated a slot to be 1 bit wide. However, it can be wider, often 1 byte wide as in 8-bit coding of telephone signals shown in Fig. 9.28.

every frame. For example, the first "logical" channel occupies slots 1, N + 1, 2N + 1, ...; the second occupies slots 2, N + 2, 2N + 2, ...; the third slots 3, N + 3, 2N + 3, ...; and so forth. A given "logical" channel therefore occupies every Nth slot, giving us N "logical" channels in which to place the N incoming messages. At the receiving end of the high-capacity channel the bit stream is readily demultiplexed, with the demultiplexer detecting the framing pattern from which it determines the beginning of each frame, and hence each slot. An integrated-circuit codec (encoder/decoder) carries out antialiasing filtering, sampling, quantization, and coding of the transmitted signal as well as decoding and signal recovery on the receiving side. Fig. 9.27b shows how TDM interleaves the three voice signals represented by the dark, shaded, and clear pulses into a faster bit stream. The time frames, denoted by the vertical lines, have three slots, one for each voice signal. The first voice signal pulse occupies the first slot in each frame, the second signal pulse the second slot, and the third the third slot. At the receiving end the three pulse streams are separated by use of a reference timing signal (framing signal). The framing signal identifies the pulse position of voice 1; the voice 2 and voice 3 pulse positions are generated by an electronic counter that is synchronized to the framing signal.

# T-1 carrier system

To allow effective connection of digital equipment into a network that was originally devised to carry only analog voice signals, Bell Laboratories in 1962 designed the T-1 carrier system. This system is designed for digital transmission of voice signals by time-multiplexing 24 voice channels, each using a 64 kilobit per second data rate, into a 1.544 megabit per second pulse stream which is transmitted over the same line. Because the standard twisted pairs of copper wires used are very lossy, short-haul distances of only 30 miles or so can be achieved and only then by use of regenerative repeaters which are placed about every mile along the path to restore the digital signal. To replace all twisted pairs of copper wires by broadband and less lossy coax cables or fiberoptic cables is too expensive at this time but the trend is in that direction. Fig. 9.28 shows the T-1 system in which 24 voice channels, with each voice channel first filtered to a bandwidth of 4000 Hz, are sampled in sequence 8000 times a second (or every 125 microseconds ( $\mu$ s)), and the amplitude of each sample is represented in binary form using an 8-bit binary




FIG. 9.28 Time-division multiplexing of 24 telephone voice channels which are sampled in sequence 8000 times a second, with the amplitude of each sample represented in binary form.

number, as in PCM. A frame is the time interval in which all 24 samples are transmitted or alternatively the interval between samples of a single voice channel. Each time slot holds an 8-bit binary number which gives the value of a voice channel sample. A frame then has  $24 \cdot 8 = 192$  bits. An extra bit (the 193rd bit) is added to each frame as the framing signal, resulting in the above-stated rate of 193 bits/frame  $\cdot$  8000 frames/s = 1.544 Mbps. This can also be obtained from (193 bits/frame)/(125 µs/frame) = 1.544 Mbps.

As was stated in Example 9.20, in telephony a sample of a telephone signal consisting of 8 bits is sent every 1/8000 of a second. But the transmission of this signal takes so little time that a large part of the 1/8000 of a second is not used. Applying time multiplexing, the T-1 system sends 24 signals simultaneously by interleaving the binary values of the samples of the different messages and transmitting the values as a succession of 0 and 1's. The high-speed, broadband 1.544 Mbps T-1 service is available for home and office but was expensive, about \$1000 per month.

If the bandwidth offered by T-1 is inadequate, AT&T designed its T-carrier system to allow the grouping of individual channels together into larger units. A T-2 line, for example, consists of four T-1 lines combined together resulting in 6.312 Mbps. T-3 service offers 28 times the capacity of T-1 and can handle digital data at 44.7 Mbps. Similarly, a T-5 line consists of 250 T-1 lines and can transport 400.352 Mbps but is expensive to put into service.

A newer broadband technology, the Digital Subscriber Line (DSL, see Section 9.5.15), which used the same distance-limited copper wire as wired telephone service provided high-speed internet access for business and home at speeds up 10 Mbps. The real advance came with fiber optics, also known as fiber internet. Although DSL has been a mainstay of internet service for many years, DSL does not perform nearly as fast as fiber internet connections. Compared to wired cables, fiber optic cables provide higher bandwidth and can transmit data over longer distances and support much of the internet, cable television, and telephone systems. The amount of network bandwidth a fiber cables are 10 Gbps, 40 Gbps, and 100 Gbps. Because light over a fiber cable can travel over longer distances and is less susceptible to interference, the need for signal amplifiers is lessened.

# 9.5.10 ISDN, the Early Internet Service

ISDN (Integrated Services Digital Network) is the original moderate-speed Internet access service which inspired the high-speed internet development and thus revolutionized internet use. It is a technology that enables the transmission of digital data over standard phone lines and used for voice calls as well as data transfers. ISDN was a high-end Internet service, offered by many ISPs as a faster alternative to dial-up Internet access. In the mid-2000s, DSL and Cable services began to replace ISDN connections because of their faster speed and lower cost. Today, ISDN is still used in some network connections, but rarely for Internet access. ISDN, in turn, was preceded by the slow dial-up internet service—both services utilized standard telephone lines. Dial-up technology allowed computers to connect to the early Internet. However, it is very slow (barely adequate for reading emails and browsing simple web sites) and today, the much faster broadband Internet services have almost completely replaced it. For a dial-up connection one needed a telephone line, a modem, a computer and a telephone number provided by your internet service provider (ISP), which when dialed would give you access to the Internet on your computer (it was slow and limited—you were not able to talk on your line when connected to the Internet). The fastest dial-up modems, were able to offer a 56 kbps connection.

Analog service over a twisted pair of copper wires, which is a circuit-switched service, and which until recently provided the standard telephone service between homes and the analog switch in the local exchange (central office), also known as POTS (plain old telephone service). The home-central office connection, which provides the access to high-speed networks, is also known as the *last mile*, the local loop, or the subscriber loop, and typically is a bottleneck as it is the slowest link in a network. Various techniques were under investigation, or were being implemented, to enable the standard twisted copper wires to carry digital signals with a much higher bandwidth than the 4 kHz for which they were originally designed.<sup>37</sup> One of these techniques,<sup>38</sup> initiated in the early 1980s but barely in service now, has become a world-wide standard: it is ISDN, which stands for integrated services digital network. It is a relatively slow, narrowband digital service which includes digital voice telephone, fax, email, and digital video. Modern communication networks carry voice calls and data in digital form; in that sense ISDN can be called modern except for its relatively slow speed. Because of its slow speed, ISDN is falling out of favor in the marketplace and other, speedier techniques such as DSL, cable modems and fiber have been developed to be used in the "last mile" to the home (or the first mile to the Internet). ISDN sends digital signals over standard telephone copper wires. Clarity and high-speed information transfer are the advantages of a digital network. Clarity is the result of digital signals being more robust against noise that deteriorates analog transmissions. High speed is the result of digital technology using efficient signal processing, modulation, and coding techniques to achieve a much higher information transfer rate than analog techniques. Because of intense research, there was promise of even greater speeds as digital compression and other sophisticated

<sup>&</sup>lt;sup>37</sup>It appears that V.90 modems have reached a maximum speed of 56 kbps using the 4 kHz bandwidth of POTS.

<sup>&</sup>lt;sup>38</sup>Another example—out of many—is ADSL (asymmetrical digital subscriber line), which will be considered more fully in a later section; it is a leading technology for providing high-speed service over traditional copper line facilities, typically running at 1 Mbps and beyond. ISDN, ADSL, Ethernet, 1–5 Mbps cable modems, and ordinary 56 K modems provide the access part, the "last mile," to high-speed data networks which are being built with optical fibers. These fiber networks connect switching stations, cities, and countries and run at speeds in the gigabit per second range and are the high-speed backbone of the Internet. One can speculate that in the future when the cost of optical fiber links decreases sufficiently, even the "last mile," currently a severe bottleneck, will be high-speed fiber optics.

techniques became available. To be more precise, we can state the advantages of digital technology as follows:

- (i) Digital transmission can be regenerated provided that the noise is not too high.
- (ii) Data and voice can be multiplexed into one bitstream.
- (iii) Sophisticated coding and processing techniques can be used to guarantee reliability and increase the information delivery rate.

There are two different types, or lines, of ISDN internet service. One with 128 kbps speed and the other with 1.544 Mbps. In its most basic configuration, ISDN can move 128 kbps, which is more than twice as fast as the standard computer modem (56 kbps). Data-compression software can give still higher speeds, allowing faster downloads of software from the Internet or graphics-rich Web pages. Thus, the same twisted-pair copper telephone line that could traditionally carry only one voice, one computer (by use of modem), or one fax "conversation" can now carry as many as three separate "conversations" at the same time, through the same line. However, it is a costly and hard-to-install telephone connection that requires the purchase and configuration of a terminal adapter-the ISDN equivalent of a modem. Keep in mind, though, that each ISDN circuit is equivalent to three communication channels which can be combined for digital data, used separately for voice, fax, or modem,<sup>39</sup> or split with one line used for voice and the others for data. However, interest in ISDN is waning because the technology is too expensive for the increase in data rates that it provides. The focus is on technologies that can provide megabit rates into homes, which traditionally has been the weak link. For comparison, links between telephone switching stations and between cities (trunks) are almost entirely fiber-optic with gigabit rates.

Technically we can state that ISDN consists of two 64 kbps bearer channels (*B* channels) plus one 16 kbps data channel (*D* channel), referred to as the 2B + D access. The maximum combined rate is thus 144 kbps that can be sent over most links between the customer and the local exchange—links which were originally installed to carry analog telephone signals over pairs of twisted copper lines. This is made possible by replacing the slow analog switch at the central station (also referred to as the local exchange or central office) by a faster and intelligent digital switch which basically is a large, digital computer with many input/output ports. The availability of these central office digital switches—which have diverse capabilities, depending on their manufacturer—grew rapidly. As shown in Fig. 9.29, ISDN is delivered to the user from a digital switch through a user interface, called the *Basic Rate Interface* (BRI), which contains the three separate channels or "pipes." ISDN telephones can call to and receive calls from ordinary telephones, since the digital and analog systems are fully interconnected. To obtain more

<sup>&</sup>lt;sup>39</sup>Recall that the fax and modem use analog signals for transmission over copper lines. A process called modulation is used to take the computer's binary ones and zeros and convert them to a series of analog tones. On the receiving end, a process called demodulation converts the tones back to their digital equivalents. The name modem comes from MOdulate/DEModulate.




FIG. 9.29 (a) Principles of ISDN. A BRI delivers three separate channels: two *B* channels for user voice, data, image, and audio, and one *D* channel for packet-switched call setup and signaling. Other functions can be programmed into the digital switch to meet specific needs, (b) With ISDN three separate "conversations" can take place at the same time. Shown are simultaneous conversations with a telephone, with a fax machine, and with a computer over a single line.

bandwidth, more complex interfaces which bundle 23 *B* channels (the 23B + D access) or more are also available from the telephone companies. The 23B + D access gives a transmission rate of 1.544 Mbps and is designed for transmission through a standard T-1 trunk. Even more complex systems were/are available at the local exchanges, with most of these services being narrowband ISDN, with limited bandwidth and data rate speeds. The next section will consider high-speed, broadband networks.

# VoIP

A current alternative to ISDN for making telephone calls is a hardware/software category called Voice over Internet Protocol (VoIP), also called IP telephony. It is rapidly taking the place of traditional telephone lines as the primary technology in homes and business by allowing users to make telephone calls over the Internet as the transmission medium. It digitizes audio signals and sends voice data over the Internet in packets using IP rather than by traditional analog lines of the public telephone network. VoIP uses packet switching which is more efficient than circuit switching because the data is sent and received only when needed. That is, a constant or dedicated connection is not needed during the duration of the call. When dialing a number, the voice signal is converted into digital data by the IP phone, which is then sent to a router. The connection is completed when the router sends the packet to another router closest to the recipient. Since packet switching is efficient and cost-effective, VoIP is rapidly being adopted by businesses.

One drawback, though, is when the power supply for the Internet is interrupted, Internet service is lost and with it telephone service. On the other hand, the good old POTS is not interrupted as landline phones have power sent through the phone line from the power companies which also have battery backup and backup generators during a power outage.

# 9.5.11 Circuit switching and packet switching

In ISDN, which is a circuit-switched (vs packet-switched) technology, the signals from all customers are digital and remain digital until the destination. Voice or any other analog signals are first coded by pulse code modulation, that is, an analog waveform is sampled, quantized, and encoded digitally for transmission over the network.

In circuit switching<sup>40</sup> a connection (link) is established between two end points before data transfer is begun and torn down when end-to-end communication is finished. The end points allocate and reserve the connection bandwidth, once in place, for the entire duration, even if no data are transmitted during temporary lulls. Even when the connection uses multiplexed signals, designated bits in the multiplex frame will be given over and remain allocated for that link throughout the life of that connection. The transmission delay from end-to-end is the propagation delay through the network, which typically is very small—a fraction of a second even for satellite links. Small delays can be of great advantage when a message needs to be transmitted in real-time.

Circuit-switched links (also referred to as circuit-oriented service) are ideal for a popular type of multimedia known as streaming media traffic. Streaming media is analogous to broadcast media in that the audio or video material is produced as soon as a computer receives the data over the Internet. By its very nature, streaming media has to flow continuously to the user's computer, so it cannot follow the same traffic rules as conventional data which can be "bursty"<sup>41</sup> and tolerate long delays (email traffic, for example).

<sup>&</sup>lt;sup>40</sup>The telephone network is an example in which circuit switching provides a dedicated path or circuit between stations (during a voice conversation, for example).

<sup>&</sup>lt;sup>41</sup>The bit rate can change abruptly between high bit rates and low or zero bit rates.

Typically, we classify data as bursty; however, video can also be bursty but less extreme. Circuit switching, once established, is equivalent to a direct connection. It has a desirably small and constant delay across the circuit and data arrive in the same order that they were sent—and in that sense it is ideally suited for voice, music, and video. On the other hand, circuit switching, even though fast and ideal for streaming, can be very inefficient since most of the links will be idle at any given time. Also, compared to packet switching, the channel capacity is completely dedicated for the duration of connection. As the connection is dedicated it cannot be used to transmit any other data even if the channel is free, hence channel capacity is wasted. In circuit switching, a dedicated channel is reserved while in packet switching there is a sharing of resources. Therefore, packet-switching is currently the primary service. Packed-switching is discussed throughout the chapter, as for example in Section 9.5.12 and at the end of Section 9.5.14. To summarize, transmission of a digital message (file, webpage, etc.) over a LAN or the Internet uses packet switching, which is a technique for data transmission in which a message is first divided into packets (a relatively small part of the message) and transferred to their destination over channels that are dedicated to the connection only for the duration of the packet's transmission. For the Internet, typically 64 kilobyte packets called IP datagrams, and 1.5 kilobytes for Ethernet packets. Each packet has a message and destination identifier and is sent over any available channel (i.e., datagrams of the same group can travel along different path) before reaching the same destination, not necessary at the same time. Packet sequence numbers to identify its place in the message and its destination are required when packets may be lost en route to identify missing packets. Upon arrival, the packets are reassembled in the same order as in the original message. Sending the message in small parts, makes the data transfer more reliable, efficient and more successful than sending a large file. For congested networks, chances are better to find a less congested path for small packets. Furthermore, if a packet is not received, only the missing one needs to be resend. Also in media streaming, the datagram format is useful as a drop of a few datagrams can frequently be tolerated.

# 9.5.12 Broadband ISDN and asynchronous transfer mode (ATM)

The continuing information revolution requires services with ever-increasing data rates. Even the individual consumer, who is limited by dial-up telephone lines using 56 kbps modems or ISDN, is increasingly demanding high-speed broadband access into the home to achieve the best Internet experience possible. "Broadband" is the term used to describe high-speed access to data, voice, and video signals. With this capability, Web pages appear faster, audio and video files arrive quickly, and more than one person in a household can access the Internet at the same time. Broadband technologies such as cable, satellite, and digital subscriber line (DSL) bring Internet information to the home, in any format, with quality results. A service, newer than ISDN, called *broadband ISDN* (B-ISDN), which is based on the asynchronous transfer mode (ATM), supports connectivity at rates up to, and soon exceeding, 155 Mbps. There are major differences

between broadband ISDN and ISDN. Specifically, end-to-end communication is by asynchronous transfer mode rather than by synchronous transfer mode (STM)<sup>42</sup> as in ISDN. Since the early 1990s, the most important technical innovation to come out of the broadband ISDN effort is ATM. It was developed by telephone companies, primarily AT&T. It is a high-data-rate transmission technique—in some ways similar to traditional telephone circuit switching—made possible by fast and reliable computers that can switch and route very small packets of a message, called *cells*, over a network at rates in the hundreds of Mbps.

Generally speaking, *packet switching* is a technique in which a message is first divided into segments of convenient length, called *packets*. Once a particular network software has divided (fragmented) the message, the packets are transmitted individually, and if necessary are stored in a queue at network nodes<sup>43</sup> and orderly transmitted when a time slot on a link is free. Finally the packets are reassembled at the destination as the original message. It is how the packets are fragmented and transmitted that distinguishes the different network technologies. For example, short-range Ethernet networks typically interconnect office computers and use packets of 1500 bytes called *frames*; the Internet's TCP/IP uses packets of up to 64 kbytes called *datagrams*; and ATM uses very short packets (cells) of 53 bytes.

From this point forward, when we speak of packet switching, we understand it to be the TCP/IP connectionless service<sup>44</sup> used by the Internet in which the message transmission delay from end-to-end depends on the number of nodes involved and the level of traffic in the network. It can be a fraction of a second or take hours if network routes are busy. Since packets are sent only when needed (a link is dedicated only for the duration of the packet's transmission), links are frequently available for other connections. Packet switching therefore is more efficient than circuit switching, but at the expense of increased transmission delays. This type of a connectionless communication with variable-length packets (referred to as *IP packets or datagrams*) is well suited for any digital data transmission which contains data that are "bursty," i.e., not needing to communicate for an extended period of time and then needing to communicate large quantities of information as fast as possible, as in email and file transfer. But, because of potentially large delays, packet switching was assumed not as suitable for real-time services (streaming media) such as

<sup>42</sup>STM is a circuit-switched networking mechanism where a connection (link) is established between two end points before data transfer is begun and shut down when end-to-end communication is finished. Data flow and arrive in an orderly fashion (i.e., in the same order that they were sent) but the connection bandwidth stays in place, even if no data are transmitted during temporary lulls.

<sup>43</sup>Communication nodes transport information and are fast computers (also called routers or switches) that act as high-speed network switches. Terminal nodes, such as telephones, printers, and computers, use or generate information. Nodes are interconnected by links of transmission media, such as copper wire and cable, fiberoptic cable, or wireless technology.

<sup>44</sup>Before we continue with the development of ATM we have to understand that the present Internet uses a packet-switching service that is based on TCP/IP protocols. TCP/IP has "powered" the Internet since its beginnings in the 1970s (known then as ARPANET) and continues to be the dominant Internet switching technology with updated and more sophisticated protocols.

voice or live video where the amount of information flow is more even but very sensitive to delays and to when and in what Horder the information arrives. Because of these characteristics, separate networks were/are used for voice and video (STM), and data. This was/is a contentious issue because practically minded corporations prefer a single data network that could also carry voice in addition to data because there is more data than voice traffic.

ATM combines the efficiency of packet switching with the reliability of circuit switching. A connection, called a *virtual circuit* (VC), is established between two end points before data transfer is begun and torn down when end-to-end communication is finished. ATM can guarantee each virtual circuit the *quality of service* (QoS) it needs. For example, data on a virtual circuit used to transmit video can experience small, almost constant delays. On the other hand, a virtual circuit used for data traffic will experience variable delays which could be large. It is this ability to transmit traffic with such different characteristics that made ATM an attractive network technology. However, because of its cost, currently it is only occasionally used and many providers are phasing it out.

The most recent implementation of ATM improves packet switching by putting the data into short, fixed-length packets (cells). These small packets can be switched very quickly (Gbps range) by ATM switches<sup>45</sup> (fast computers), are transported to the destination by the network, and are reassembled there. Many ATM switches can be connected together to build large networks. The fixed length of the ATM cells, which is 53 bytes (48 bytes of data and 5 bytes of header information), allows the information to be conveyed in a predictable manner for a large variety of different traffic types on the same network. Each stage of a link can operate asynchronously (asynchronous here means that the cells are sent at arbitrary times), but as long as all the cells reach their destination in the correct order, it is irrelevant at what precise bit rate the cells were carried. Furthermore, ATM identifies and prioritizes different virtual circuits, thus guaranteeing those connections requiring a continuous bit stream sufficient capacity to ensure against excessive time delays. Because ATM is an extremely flexible technology for routing<sup>46</sup> short, fixedlength packets over a network, ATM coexists with current LAN/WAN (local/wide area network) technology and smoothly integrates numerous existing network technologies such as Ethernet and TCP/IP. However, because the Internet with TCP/IP is currently the preferred service, ATM is slowly being phased out.

How does ATM identify and prioritize the routing of packets through the network? In the virtual circuit packet-switching technique, which ATM uses, a call-setup phase first sets up a route before any packets are sent. It is a connection-oriented service and in that

<sup>45</sup>A *switch* (once called a *bridge*) is a multi-input, multi-output device whose job is to transfer as many packets as possible from inputs to the appropriate outputs using the header information in each packet. It differs from a *router* mainly in that it typically does not interconnect networks of different types. ATM switches handle small packets of constant length, called *cells*, over large distances, whereas, for example, Ethernet switches handle larger packets of greatly variable length over shorter distances.

<sup>46</sup>In a packet-switching system, "routing" refers to the process of choosing a path over which to send packets, and "router" (a network node connected to two or more networks) refers to a computer making such a choice.

sense is similar to an old-fashioned circuit-switched telephone network because all packets will now use the established circuit, but it also differs from traditional circuit switching because at each node of the established route, packets are queued and must wait for retransmission. It is the order in which these packets are transmitted that makes ATM different from traditional packet-switching networks. By considering the quality of service required for each virtual circuit, the ATM switches prioritize the incoming cells. In this manner, delays can be kept low for real-time traffic, for example.

In short, ATM technology can smoothly integrate different types of traffic by using virtual circuits to switch small fixed-length packets called *cells*. In addition, ATM can provide quality of service guarantees to each virtual circuit although this requires sophisticated network control mechanisms whose discussion is beyond the scope of this text.

Summarizing, we can say that we have considered three different switching mechanisms: circuit switching used by the telephone network, datagram packet switching used by the Internet, and virtual circuit switching in ATM networks. Even though ATM was developed primarily as a high-speed (Gbps rates over optical fibers), connection-oriented networking technology that uses 53-byte cells, modern ATM networks accept and can deliver much larger packets. Modern ATM is very flexible and smoothly integrates different types of information and different types of networks that run at different data rates. Thus connectionless communication of large file-transfer packets, for example, can coexist with connection-oriented communication of real-time voice and video. When an ATM switch in a network receives an IP packet (up to 64 kbytes) or an Ethernet packet (1500 bytes), it simply fragments the packet into smaller ATM cells and transmits the cells to the next node. Even though this technology appeared promising, it is being phased out in favor of TCP/IP which is less costly and more flexible.

# 9.5.13 Internet architecture: Transmission control protocol/internet protocol (TCP/IP)

The Internet, which can be defined as a network of networks, requires a common language for exchanging information between many different kinds of computers, such as PCs, workstations, and mainframes, and many different computer networks, such as local area networks (LANs, which are good for interconnecting computers within a few miles) and wide area networks (WANs, which are good for hundreds or thousands of miles). This language, which is a set of protocols called *TCP/IP*, determines how computers<sup>47</sup> connect and send and receive information. Integrating different networks and different computers into a single operational network using TCP/IP is usually referred to as internetworking. The two main protocols of the Internet language are the transmission control protocol

<sup>&</sup>lt;sup>47</sup>"Computers" is used in a broad sense. For example, an internet is composed of multiple networks interconnected by computers called *routers*. Each router is directly connected to many networks. By contrast, a host computer typically connects directly to only one network. A *protocol* is a set of rules or conventions governing the exchange of information between computer systems. *Handshaking* refers to the procedures and standards (protocols) used by two computers or a computer and a peripheral device to establish communication.

(TCP) and the Internet protocol (IP). In short, the Internet is an interconnection of packetswitched networks based on the TCP/IP protocol suite. TCP controls communication between the various computers, while IP specifies how data are routed between the computers on the Internet. For example, if email is to be sent, the application protocol SMTP (Simple Mail Transfer Protocol) formats the message, and if a Web page is to be sent the application protocol HTTP (HyperText Transfer Protocol) formats the page. Then TCP/IP, which is installed on the user's computer, uses TCP to packetize the message (now called TCP packets). Source and destination addresses are then added by IP to form IP packets. IP then routes the IP packets over the Internet. TCP/IP is a connectionless type of packet switching also called *IP datagram packet switching*. In the datagram approach, a message to be sent is first divided into small packets,<sup>48</sup> called *IP packets or datagrams*, each with the same destination address. The individual IP packets include information on the packet's origin and destination, as well as error checking information. Each IP packet sent is independent of packets that were transmitted before. The packets generally follow different routes with different delays and arrive at the destination out of sequence and must be reassembled (the packets must be switched around, hence the name packet switching) at the destination node, using the addressing information that is carried by each packet. It is for the destination node to figure out how to reorder or reassemble them in the original message. The message can experience significant delay from the time that it was sent; even packets can be missing if nodes along the route crashed. However, the destination computer can request that the sender resend missing or corrupted packets. Thus for delivering real-time services such as streaming media with live music and video, the best effort of an IP datagram packet-switched network like the Internet can frequently be marginal, especially in congested data traffic. On the other hand, if only a few packets are sent, datagram delivery is quick, can be routed away from congestion, and can find alternate routes to bypass a failed node.

Recall that the most fundamental Internet service is to provide a packet delivery system. Before the Internet, as the number of local networks increased, communication between networks which used different protocols needed to be established. A gateway<sup>49</sup> provided such an interface. However, as networks and network traffic increased enormously, the use of gateways to translate the different protocols of the many interconnected networks became inefficient and costly—a standard was needed. In the 1970s ARPANET adopted TCP/IP and forced all connected hosts throughout the world to comply. This technology, which makes the Internet work, continues to function today just as it was envisioned by its founders nearly 40 years ago. We now have a virtual network that encompasses multiple physical networks and offers a connectionless datagram delivery

<sup>&</sup>lt;sup>48</sup>IP packets, or datagrams, are the main units of communication over the Internet. They can be as large as 64 kbytes, so they are much larger than ATM cells.

<sup>&</sup>lt;sup>49</sup>A computer that connects two distinctly different communications networks together. Used so that one local area network computer system can communicate and share its data with another local area network computer system; essentially a protocol converter.

system. The Internet is therefore more than just a collection of networks: it is an interconnected system in which strict conventions allow computers called *IP routers* to connect different networks (ATM, Ethernet, etc.), which in turn allows any computer to communicate with any other computer in the world.

To understand IP routing we first have to look at the architecture of the Internet. It is a multilayer architecture and is simply referred to as the TCP/IP architecture. We can think of the modules of protocol software on each computer as being stacked vertically into layers, with each layer taking the responsibility for handling one part of the communication problem. The TCP/IP model consists of four layers:

- **Application Layer.** It contains protocols designed to implement applications such as ftp (file transfer protocol, used for moving files from one computer to another) and telnet (enables one to interact with a remote computer as if your terminal is directly connected to that computer), and allows these applications on different computers to communicate with each other.
- **Transport Layer.** Also known as the TCP layer or end-to-end protocol, it transfers datagrams across networks and supervises the end-to-end delivery. End-to-end means the two computers at the end of a communication link which implement the transport layer. Computers within the network (which is supervised by the IP layer), such as IP routers and ATM switches, are unaware of the transport layer.
- **IP Layer.** Sometimes referred to as the *network layer*, it supervises the addressing of nodes and the routing of packets across networks; in other words, it implements the end-to-end delivery. It relieves the transport layer of the need to know anything about the underlying technology for data transmission. It is in this layer that the various transmission and switching technologies such as ATM switching and IP routing are implemented. On the other hand, in the simple case of a direct end-to-end link (receiver and sender), there is little need for this layer since the transport layer in combination with the physical layer performs the necessary functions of managing the link.
- Network Access Layer. Also known as the *network interface layer* or *data link layer*, it is responsible for accepting IP datagrams and transmitting them over a specific network. The interfacing can be with many different network technologies, ranging from ATM to Ethernet, Point-to-Point, Fiber Distributed Data Interface (FDDI), and so on.

These layers and their role in transferring data are detailed in Fig. 9.30; an additional layer which refers to the physical wiring and cabling is also shown. Note, however, that the Internet architecture does not imply strict layering. This is a system in flux, searching for faster switching and speedier delivery of packets. For example, programmers, when designing applications, are free to bypass the defined transport layer and directly use the IP layer or any underlying layer by writing special code, or they can define new abstractions that can run on top of any existing protocols as long as these satisfy standards and can be implemented. Intense research in software and hardware continues to increase the speed and the number of packets that can be delivered over existing lines. In this way the Internet architecture has evolved significantly in performance since its beginnings as ARPANET.

	This layer determines the interface of the system with the user.
	This layer determines the interface of the system of the s
	the various computer
Application layer	This layer ea
	report of information recesses (e-mail, htp, the
	Allows reliable transport of information or data between the various event of the internet which run particular processes (e-mail, ftp, html, etc.)
Transport layer	of the internet which it is a cross
(TCP)	of the interview of the
(101)	Allows reliable transport particular processer to the internet which run
IP layer	Transport of data providing a mean
	is responsible rear
	many networks
	Transport of data providing a mean- is responsible for providing a mean- many networks. Control of access to the physical layer plus actual transfer of data, i.e., control of access to the physical layer plus actual transfer of data, i.e., bich links (routing).
Network Access layer	Control of acting).
(ATM, Ethernet,)	which he will $\Delta$ to $D$ , $D$ to $T_{2}$
	Lawices including PCN, etc.
Physical layer	Control of access to the P P which links (routing). Actual wires and devices including PCM, A to D, D to A, electrooptic conversion for fibers, transmitters, receivers, etc.
	conversion for more,
1 ingenerating of	

FIG. 9.30 Layered architecture of a network. The physical is the lowest, and the application layer the highest, in the architecture.

## Why layering?

It breaks down the problem of designing and building a network into more manageable parts. In a modular design, if a new service needs to be added, the functionality of only a single layer might need to be modified while preserving the functionality of the remaining layers. The layer architecture which defines how traffic is transported through a network allows us to visualize how communication proceeds through the protocol software when traversing a TCP/IP internet, for example, when packets are transmitted using SLIP (Serial Line Internet Protocol) or PPP (Point-to-Point Protocol) between the modem of your home computer and that of your office computer, or how packets are exchanged between office computers that are connected by Ethernet. Fig. 9.31 details how a message, originated in the application program of a sender or host computer, is transferred down through the successive layers of protocol software on the sender's machine.<sup>50</sup> The message, now in the form of a stream of bits, is forwarded over the Internet to a receiver where the message is transferred up through the successive layers of protocol software on the

<sup>50</sup>Sender to receiver communication begins when an application on the sender host generates a data message that is then encapsulated by the appropriate application protocol and passed down to the transport layer where a TCP header, containing sender and receiver ports as well as a sequence number, is attached. The TCP segment is now passed down to the IP layer, which incorporates (encapsulates) the segment into an IP datagram with a new header which contains the receiver host address. Finally it passes to the network access layer where a header and a trailer are added which identify the sender's network. We note that the process of encapsulation is repeated at each level of the protocol graph. The appended datagram is now referred to as a frame and is sent over a physical wire, cable, or optic fiber as a series of bits. The encapsulation procedure is reversed when the frames arrive at the receiver host, pass up the protocol layers where headers are removed from the data, and finally are reconstructed as the sent message by the receiver's application program.




FIG. 9.31 The standardized TCP/IP architecture of protocol software in layers. The arrows show the direction of a message, initiated by a sender, flowing over the Internet to a receiver.

receiver's computer. When the message reaches the highest layer in the TCP/IP protocol suite, which is the application protocol layer, it is still not in a format that an application program can use. It is the job of the application layer to transform the message into a form usable by an application program. If the message was a Web page, for example, it will be in HTML, which this layer will convert (using the HTTP application protocol) for use by an application program such as a browser like AOL/Netscape Navigator or MS Explorer. Hence all browsers use the same HTTP protocol to communicate with Web servers over the Internet. Similarly, when sending electronic mail using your favorite email program, the SMTP is used to exchange electronic mail. Similarly, RTP (real-time transfer protocol) is designed to transmit audio and video over the Internet in real time. Other applications are Telnet (allows a user to log on to another computer) and FTP (used for accessing files on a remote computer). Clearly, it is important to distinguish between an application program and the application layer protocol that it uses. As the application protocols sit on top of the transport layer, all use the same TCP connection. This process is reversed when the receiver sends a message and information flows from right to left in Fig. 9.31.

#### OSI architecture

To complete the section on Internet communication, we have to include another, laterdeveloped model, the *Open System Interconnection* (OSI) architecture, which is frequently




FIG. 9.32 The OSI architecture model and its relationship to the Internet (TCP/IP) model.

referred to in the media but in practice plays a lesser role than the TCP/IP standard.<sup>51</sup> In general, when reference is made to Internet architecture the TCP/IP model is implied. Nevertheless, OSI protocols find use, especially when new communication protocol standards are developed. Unlike the TCP/IP suite which evolved from research, the OSI protocol suite originated in committee in 1977. Fig. 9.32 shows the OSI protocol stack and any relationship between the seven-layer OSI protocols and the four-layer Internet protocols. The relationship between corresponding layers is not exact but only refers to a similarity in function. Of importance is to realize that a layered architecture is designed so that software implementing layer n on the source computer receives exactly what the software implementing layer n on the source computer sent.

We see that the application layer is divided into three layers in the OSI model. We are not going to detail the OSI model; however, the reader should understand that, for example, if a media release by a software company states that faster layer 5–7 switching was achieved, that "5–7" refers to the session, presentation, and application layers in the OSI architecture. Using Fig. 9.32, we see that the application layer in the TCP/IP model corresponds to the highest three layers in the OSI model. Perhaps the most similarity exists between the transport layers in both models and the IP layer in TCP/IP and the network layer in OSI. As mentioned before, the transport layers provide end-toend connection-oriented (also called virtual circuit switching) service, including reliability checks, while the destination host communicates with the source host. On the other hand, the next lower layer in both models (IP and network layer) provides

<sup>&</sup>lt;sup>51</sup>The original objective of the OSI model was to provide a set of design standards for equipment manufacturers so they could communicate with each other. It defines a hierarchical architecture that logically partitions the functions required to support communication between computer systems, thus allowing various types of network hardware and software to communicate.

connectionless service for packets over many networks. The network access layer, which accepts IP datagrams and transmits them over a specific network such as an Ethernet or Token Ring (now rarely used), etc. The network access layer which is an interface to a specific network technology corresponds to the physical and data link layers in OSI.

## 9.5.14 ATM versus TCP/IP and why IP is now common

At this point it seems appropriate to highlight the relationship between ATM and TCP/IP. It appears that TCP/IP's function is also that of ATM's, namely, the routing of packets over a network. For example, an earlier article stated,

Virtually every major carrier today is in the planning stage for new broadband networks. A core part that is being put in place [is] ATM machines [ATM carries voice, data, and video traffic] as well as optical capability and Internet-protocol capability [IP is another technology that transmits voice, data, and video].

The implication is that there are two different technologies doing the same thing. It is how these packets are transmitted that differentiates the two technologies. A quick comparison between these two technologies follows. Traditional packet switching on the Internet is understood to be connectionless service using TCP/IP protocols in which packets (called IP packets or datagrams) can follow entirely different paths and do not arrive in the same order as sent. On the other hand, ATM switching is a connection-oriented service, also based on packets (called cells) that follow a predefined path (called a virtual circuit) in which packets arrive in the same order as sent. At present, TCP/IP is sufficiently sophisticated that it can integrate many technologies, including ATM and Ethernet (a popular local area network technology that interconnects many computers over short distances such as all office computers in a company). If we define a network as a set of computers, routers, links, and servers (a computer that provides data to other computers), then depending on the protocols used we can classify it as an Ethernet, Internet, ATM net, etc. The interconnection is by routers and switches that can use any of the above technologies or a combination of them. For example, the Internet, which is a network of networks, might use ATM in one network. Ethernet in another, and TCP/IP vet in another, but all networks must seamlessly interconnect according to TCP/IP protocols.

Even though ATM showed great promise as a fast switching technology ideally suited for the Internet, the older and simpler TCP/IP, which "powered" the original Internet (ARPANET) in the 1970s, still continues to be the dominant switching technology for the Internet. This is perhaps because a large installed base of TCP/IP-based applications cannot exploit the benefits of ATM or perhaps IP developers simply do not want the sophistication of ATM in view of advances made in TCP/IP. At this point we can simply state that current TCP/IP protocols are extremely flexible in that almost any underlying technology can be used to transfer TCP/IP traffic; thus ATM can function under TCP/ IP (as can Ethernet) to provide fast routing of packets between nodes. Evidently, intense research is improving the older technologies while evolving new ones. The reader should realize that any vagueness or even ambiguity in the presentation of this material reflected tensions as well as political issues between the TCP/IP and ATM camps. TCP/IP adherents pushed an "IP-only network" and claimed that the "best effort" of an IP packet delivery system is adequate even for streaming media and that ATM as a transport mechanism for IP is not really needed. They also pointed out that ATM has an undesirable complexity because ATM networks must be aware of all virtual circuit connections by maintaining extensive routing tables, and furthermore, any circuit-switched network, real or virtual, requires considerably more bookkeeping than an IP packetswitched network to supervise the connections, which in turn gives control to companies running ATM. They add that traditional telephone companies do not like the Internet because it is a network they cannot control.

On the other hand, ATM adherents claimed that as the Internet grows in complexity, the sophistication of ATM networks will be better suited for future demands such as video conferencing and streaming media that generate constant bit rate traffic and require a small end-to-end delay. Furthermore, ATM is very flexible in allocating quality of service to connections, which IP cannot do. For example, they pointed out that ATM networks can reserve bandwidth for applications that need small delays whereas IP networking can only guarantee a "best effort" to accomplish this. The reader should come away from this discussion realizing that there was more than one way to design networks and that Ethernets, internets, and ATMs were in a constant state of flux.

Because virtual circuit packet switching requires a call setup, it uses more Internet resources and in that sense is not as efficient as IP datagram packet switching, which does not require a call setup before any transmission can take place. Also datagram packets can be large, reducing the proportion of overhead information that is needed. On the other hand, connection-oriented service allows for better control of network usage, resulting in better service to the user, that is, delay and packet losses can be controlled, whereas packet switching is a "free-for-all" meaning "first come first serve" or "best effort" service. Clearly, one cannot state that one technique is superior to the other. Furthermore, intense research took place to improve the speed of both techniques. However, slowly but surely, TCP/IP has become dominant, because of the additional complexity of ATM (for example, very expensive gear is needed to break packets into cells, and vice versa) which increased the economic cost and which gives the IP family an advantage over ATM. The additional expense in the connection-oriented ATM is because the establishment of a connection between two endpoints defines the route *all* cells related to that connection must travel (whereas IP is connectionless). This means that before communication can take place a virtual circuit must be set up end-to-end and which is not dynamically routable, that is, each node on the network connects to only one other node. Each ATM data cell traveling the route carries an address particular to the link it is on. If a breakdown happens in the route, a new connection must be found before data transfer can resume. On the other hand, IP is connectionless. Each IP datagram (or packet, except for subtle differences, these terms are frequently used interchangeably) carries a full destination address and can travel over any circuit that is available at the time. Since there is no concept of a connection at the IP level, there is no reason that consecutive IP datagrams need traverse a network by the same route, providing they all arrive at the required destination. To summarize: the fundamental difference between IP and ATM protocols is that IP is connectionless while ATM is connection-oriented.

## 9.5.15 Digital subscriber line (DSL)

As interest in narrow band ISDN faded, and cable and satellites promise speedier Internet access, telephone companies turned to broadband services such as DSL to provide high-speed Internet access for the home. Digital subscriber lines and other advanced forms of multiplexing are designed to use as the transport medium the billions of dollars' worth of conventional copper telephone lines which the local telephone companies own, without requiring any new wires into the home. Telephone and other telecommunication companies desire to give their networks a packet-switch orientation and are trying to convert current voice-oriented networks that also carry data into more efficient data-oriented networks that will also carry voice. One such service over a single pair of twisted copper wires is referred to as voice-over DSL. The difference between DSL and traditional telephone service is that DSL converts voice into digital 0 and 1's and sends them in packets over copper wire. Packets from several conversations as well as bits of email and other data travel together in seeming random order. For voice service over DSL, the trick is to deliver the voice packets to the right destination at the right time in the appropriate order, so that the "reassembled" conversations sound natural.

The demand for more network capacity, or bandwidth, closer to the home customer, which is causing telephone companies to deploy DSL, is also causing increased installations of optical fibers across the country, increasing the network's backbone capacity and bringing it closer to the neighborhoods. This is important for DSL which is a copper-based telephone line, high-speed but short-distance service in which the customer can be no more than a few miles from a telephone switching station. Fig. 9.14 clarifies this restriction and shows that copper lines attenuate a 1 MHz signal by 9 dB in a length of 1 km. At the present, to run broadband fiberoptic lines into homes is expensive, thus the "last mile" copper wire link between the telephone company's central office and home remains in place.

DSL, which accommodates simultaneous Internet and voice traffic on the same line, can relieve the bottlenecks in the last mile to the home. In DSL, the 1 MHz bandwidth is divided into two greatly unequal parts: the low end of the spectrum, 4 kHz, is used for voice traffic and acts as an ordinary telephone connection<sup>52</sup> (POTS), while the high end, which is practically the entire spectrum, is used for data, typically Internet traffic.

 $<sup>^{52}</sup>$ Recall (Examples 9.5 and 9.20) that copper-based local loops can carry analog voice signals in a bandwidth of only 4 kHz. To convert the analog voice signal to a digital one, we use Nyquist's sampling theorem, which states that an analog signal must be sampled at twice its maximum frequency. Hence the telephone central office samples the received signal at 8 kHz, represents a sample amplitude by 256 levels (or 8 bits,  $2^8 = 256$ ), provided the noise on the analog line is sufficiently low to allow a division into 256 levels, and thus obtains a bit stream of 64 kbps. The 4 kHz limit on the local loop also imposes an upper limit on the speed of analog modems, which now is 56 kbps and most likely will not be exceeded. DSL bypasses this limit by using frequencies up to 1 MHz to carry digital signals over standard copper telephone lines.




FIG. 9.33 Frequency ranges in ADSL signals.

The 1 MHz of bandwidth which is available for DSL translates into high-speed data rates of up to 10 Mbps. Of course the high frequencies introduce problems such as high noise and high attenuation that did not exist at 4 kHz; hence sophisticated software and hardware techniques have to be applied at the central office to counter these. To reduce the effects of noise, line-coding techniques are applied to control the frequency band and digital signal processors (DSPs) are applied to restore the original signals from distorted and noisy ones (Fig. 9.33).

There are various flavors of DSL (also referred to as xDSL), for example, *asymmetric* and *very high-speed*. But they have one universal characteristic: the higher the data speed, the shorter the distance between home and switching station must be. In addition all are equipped with modem pairs, with one modem located at a central office and the other at the customer site. Before we give a list of the various types of DSL, let us define a few terms.

- **Symmetrical.** A service in which data travel at the same speed in both directions. Downloads and uploads have the same bandwidth.
- **Asymmetrical.** A service that transmits at different rates in different directions. Downloads move faster than uploads.
- Downstream. Traffic is from the network to the customer.
- **Upstream.** Traffic from the customer to the network operating center. Available types of DSL are:
- **ADSL.** Asymmetric digital subscriber lines deliver traffic at different speeds, depending on its direction, and support a wide range of data services, especially interactive video. ADSL provides three information channels: an ordinary telephone (POTS) channel, an upstream channel, and a higher-capacity downstream channel. These are independent, i.e., voice conversation can exist simultaneously with data traffic. These channels can be separated by frequency-division multiplexing. Downstream speed 1.5–7 Mbps; upstream 16–640 kbps; range 2–3.4 miles.
- ADSL Lite. A slower version of ADSL designed to run over digital loop carrier systems and over lengths of more than 3 miles. Downstream 384 kbps – 1.5 Mbps; upstream 384–512 kbps.
- **HDSL.** High-bit-rate digital subscriber lines provide Tl service in both directions for applications that require communications symmetry, such as voice, corporate

intranets, and high-volume email. Typical use is between corporate sites. 1 Mbps upand downstream; range 2–3.4 miles.

- **IDSL.** Uses ISDN-ready local loops. An international communications standard for sending voice, video, and data over digital telephone lines. Up to 144 kbps up- and downstream; range 3.4–4.5 miles.
- **SDSL.** Single-pair symmetric high-bit-rate digital subscriber lines operate on a single copper twisted pair. The advantage is a reduction from two wire pairs to just one. 128 kbps–2 Mbps up- and downstream; range 2 miles.
- **RDSL.** Rate-adaptive digital subscriber lines offer adjustable downstream and upstream rates. This service can adapt its bit rates according to line conditions or customer desires. For example, if a line is noisy, the bit rate can be decreased, making this service more robust. Downstream 40 kbps–7 Mbps; upstream up to 768 kbps; range 2–3.4 miles.
- **VDSL.** Very high-bit-rate asymmetric digital subscriber lines provide very high bandwidth downstream, but have distance limitations and require fiberoptic cable. Originally developed to provide video-on-demand over copper phone lines. Downstream 13–52 Mbps; range 1000 ft.

Internet technology is still rapidly evolving. Internet speeds have gone from just 56 kbps to 500 Mbps in just a few decades and will likely not stop there. For instance, a new DSL technology, G.fast, may bring old phone lines and copper technology back into the internet speed race with 1 Gbps speeds. Consumers will be able to buy a G. fast modem, attach it to their land-line phone connection, and receive 1 Gbps speeds, sufficient for 4K video. However, copper lines, when used in "last mile" connection are limited by their rapid attenuation of signals with distance (see Fig. 9.14).

## 9.5.16 Modems and routers

On a network, modems and routers perform two separate but essential functions.

## Modems

A modem provides access to the Internet. It brings the Internet into your home, office or business such as a coffee shop by establishing a dedicated connection to your Internet service provider<sup>53</sup> (ISP) to give you access to the Internet. A modem, besides connecting you to the Internet, has a second important function: because computers understand digital signals only and the internet only uses radio analog signals,<sup>54</sup> a modem converts (demodulates) incoming analog signals from the Internet to digital signals that your computers can read. Internet signals are broadcast over the air as analog radio

<sup>&</sup>lt;sup>53</sup>There are two types of modems depending on what type of lines your ISP uses: DSL modems use telephone cables (Verizon, AT&T, etc.), whereas Time Warner, Comcast uses cable modems over coaxial cables. Some **ISPs** now also offer high-speed fiber connections.

<sup>&</sup>lt;sup>54</sup>See Section 9.5.8.

frequency (RF) carrier waves with the digital information riding on the carrier wave, in other words, the outgoing carrier is modulated by the on–off digital signals that your computer in a LAN produces. Hence, a modem has a dual function: it will demodulate an incoming analog signal from the Internet into a digital signal for computer use and vice-versa: an outgoing digital signal generated by your computer, the modem will use this signal to modulate a carrier<sup>55</sup> and send it out over the air as an analog signal for Internet use.

Some ISPs now offer high-speed fiber connections, which provide Internet access through fiber optic cables which are much faster (up to 10 Gbps) than wired cables. Fiber optics provides the fastest data transfer rates by transmitting rapid pulses of light which at the receiving end of the cable are translated into binary values. Hence, for fiber optic connections, modems are not needed because the signals are transmitted digitally from beginning to end without the need for a carrier wave.

#### Routers

If you have only one computer that needs connecting to the Internet (the simplest LAN), a modem, which has only two ports, is all that you need. One port (typically Ethernet) connects to the computer, the other (labeled WAN or Internet) to your ISP (by telephone line, cable, wireless, etc.). But if your LAN has several or many devices needing Internet access, you need a router<sup>56</sup> which is a networking device that forwards data packets between computers and computer networks, in other words, the function of a router is to route data between devices. A router connects all devices in your LAN so those devices can access each other and the Internet. When data packets from one router forwards the packets to their destination computers; it routs packets from one router to another router by reading the network address in the packet and thus determines its destination in the Internet. A common router, for example, will have five ports, four ports to connect four devices (computer, tablet, etc.) by Ethernet cable and one port for connection to the modem.<sup>57</sup> We can refer to the four ports as a build-in switch. If your LAN has more devices needing Internet access, we can connect an external switch to your router that will provide the additional ports.

If the cables connecting devices in your LAN become too long or if you have wireless devices such as smartphones, tablets, Internet of Things, etc., you need a wireless router which use 2.4 or 5 GHz WiFi signals. The analog part of the WiFi signal is an electromagnetic wave which is used to carry the digital data. Again, as for Internet signals, you will need a modem, that is, an analog to digital converter to receive the data and digital to analog to transmit. If you don't have Internet access, but have a WiFi device that needs access, you can search for a wireless signal that might be connected to the Internet, which in turn

<sup>&</sup>lt;sup>55</sup>Modem stands for modulate/demodulate.

 $<sup>^{56}\!\</sup>mathrm{A}$  router receives in bound data from the Internet through a modem and transmits outbound data to the Internet through a modem.

<sup>&</sup>lt;sup>57</sup>Many ISPs now provide a combination modem/router in one packages.

would allow you to connect your device. Some local businesses, Starbucks and public hotspots provide free WiFi.

On the other hand, if you find yourself stranded somewhere remote without WiFi but have a working cell phone, you can use your cell phone to establish your own private hotspot (a hotspot taps into 3G/4G/5G cellular networks, just like your cellphone). Go to Settings, turn this feature on, and now you can share your phone Internet connection with any WiFi enabled device like your laptop (it is called either tethering or phone-as-modem: the linking of a device to a cellphone in order to connect to the Internet). Your cell phone acting as a hotspot, will now broadcast a WiFi signal, just like your home wireless router or a Bluetooth signal or provide a wired connection by USB cable. In that sense your phone serves as a modem for your computer. Just like ordinary modems, wireless modems convert digital data into radio signals and back.

#### DSL modems

A modem is the primary device that will connect your computer to the Internet.<sup>58</sup> There are several types of incompatible modems available, primarily DSL and Cable modems which are considered "broadband." DSL modems operate over standard telephone lines but have more bandwidth than dial-up modems, which allows for higher data transfer rates, up to 20 Mbps. You cannot use a DSL modem for a cable Internet connection because it is designed to work with phone lines instead of cable lines, and vice versa. If your Internet access is provided by an ISP (AT&T, for example) that uses home telephone lines instead of coaxial cable to connect to the Internet you need a DSL modem. In this setup, the phone line plugs into one of the two ports of the DSL modem, and the remaining port is for your computer or router.<sup>59</sup> The router can connect additional computers and even provide wireless DSL signals for home use. Many ISP's have modem and routers in one package that provide Ethernet cable ports and a wire-less signal such as WiFi.

#### Cable modems

A cable modem is a broadband device that operates over standard cable television lines (coaxial), but has much wider bandwidth than dial-up, to provide high-speed Internet access. Access is sold by Internet service providers (ISPs) such as Comcast. Cable modem is a technology for connection to the home (the "last mile") and is an alternative to DSL; it can deliver speeds higher than 50 Mbps, much faster than a dedicated T-1 line. Cable modems typically have an Ethernet RJ45 port that connects via a cable to your Ethernet port on your computer or router. If you have a router in your home, it will then allow all your home Internet-enabled devices (computer, smartphone, gaming consoles, etc.) to access the Internet. When purchasing Internet access from an Internet service provider (Comcast, AT&T, Verizon, etc.), the ISP will typically provide you with a combined modem-router

<sup>&</sup>lt;sup>58</sup>Known as the "last mile" for incoming signals and as the "first mile" for outgoing signals.

<sup>&</sup>lt;sup>59</sup>If you only have one computer that needs Internet access, you do not need a router, only a modem. A modem has only two ports, one is used to plug into the ISP line that provides your Internet, the other into your computer.

device. In a modern setup for a home, the modem would provide access to the Internet, and the router would let you connect by wire and also broadcast a WiFi signal, which would then allow all home devices, wired or wireless, to connect to each other and the Internet.

This technology uses the cable TV (CATV) network which currently reaches most of American homes. In this approach, a subset of the available cable channels is made available for transmission of digital signals. As discussed previously, a TV channel provides a 6 MHz bandwidth which can support a 40 Mbps digital stream, with downstream and upstream rates determined by the cable company. Unlike DSL, which is distance-limited, cable's drawback is that its bandwidth must be shared by all subscribers in a neighborhood. Like DSL, cable modems will connect your home to the cable company, with the cable company then defining the traffic on its network. The implication is that digital traffic can slow down severely if suddenly many customers go on-line in a neighborhood. To reduce such bottlenecks, the cable company can allocate more channels to digital data traffic by taking away TV program channels, a decision most likely to be based on business criteria such as advertising, which might not always be to the liking of the cable modem customer. On the other hand, ISP's are constantly improving their speed and access to the Internet.

#### **Routers recap**

If you have several internet-enabled devices in your home (your LAN), you will most likely also have a modem and a router. A modem provides Internet access but a router which sits between your modem and computer, interconnects your devices.<sup>60</sup> Even if you don't have Internet, in order for your devices to be able to communicate with each other, you need a router. This networking device forwards data packets between computer networks and computers within a network, like your LAN. The router can either interconnect your devices with Ethernet cables or do it wirelessly. If you have Internet access, the router can broadcast a wireless WiFi signal, allowing your devices to connect to each other and the Internet. For example, several computers in your LAN can use the Internet at the same time using the same Internet connection.

These concepts are illustrated in Fig. 9.34.

## 9.5.17 Ethernet

Ethernet is the technology that is most commonly used in wired local area networks. A local area network (LAN) is a communication network consisting of many computers such as PCs and workstations that are placed within a small local area, such as a single room in your home, a building, or a company. Popular LANs are the Ethernet developed by the Xerox Corporation and the Token Ring (rarely used now) developed by IBM. The popular Ethernet, which is a network connected by Ethernet cables which are slightly thicker than phone cables, have RJ45connector on each end, which connect to USB ports which look similar to telephone jacks, but are slightly wider. In a small wired network, a single router may be used to connect up to a few hundred computers, typically situated in the same building. In an Ethernet, the computers are connected to a common coaxial cable by




FIG. 9.34 We show two LAN's: one, the simplest, a computer connected to the Internet by modem (no router needed). The other, a typical home network LAN in which a router connects several digital devices with each other and the Internet. A WiFi capable router can also connect phones and tablets via a wireless signal (a WiFi network is basically a wireless LAN). Typically, as show in the figure, wireless routers include Ethernet ports which allows wired and wireless devices to communicate with each other using a single router.

use of Ethernet interface boards and provide inexpensive, relatively high-speed network access to individual users. We can call this a bus because all connected computers share a single communication channel and a message is received by all computers connected to the network. Ethernet transmission rate is 10 Mbps, but the Fast Ethernet protocol operates at 100 Mbps and "Gigabit Ethernet" up to 1 Gbps. However, the connection will only be as fast as the lowest rated cable. For example, if you have a gigabit Ethernet router and connect to it using 10 Mbps cables, a computer will only be able to send and receive data at 10 Mbps. Ethernets make excellent "last mile" alternatives in places such as campus dormitories, for example. The maximum size of Ethernet packets is 1500 bytes. When a computer wants to send a packet to another computer, it puts the source address and the destination address on the packet and only the computer with a matching destination address on the packet can receive it. All other computers discard the packet.

Ethernet is still the standard for wired networking; however, Wi-Fi wireless networks have replaced cables in many areas. For connecting your computer, smartphone, etc. to a network, the Wi-Fi standard provides faster data transfer rates than even Gigabit Ethernet. Only when interference and security are of major concern is the wired Ethernet used.

## 9.5.18 The Internet

The Internet, also known as a wide area network (WAN), is a world-wide network of billions of computers linked by a combination of telephone lines, cable, satellite, wireless and fiber optics-it is a global wide area network connecting countless computer networks across the world. The many types of networks are connected together by a great number of routers which move traffic from one network to another using IP addresses. Its architecture and protocols of the Internet were already described in Section 9.5.13. In order to connect to the Internet, one needs access to an Internet service provider (ISP), which essentially is the middleman between host (you) and the Internet. The Internet is based on a common addressing system and communication protocol called TCP/IP (transmission control protocol/Internet protocol). TCP/IP converts any type of digital data into smaller packets of data that can be transmitted in quick bursts over any communication line that happens to be available at that time. One packet, which can be a part of computer file, is sent by cable, for example, while the second packet of the same file can be sent by a completely different route and method (satellite, microwave) to its destination where the packets are reassembled into the original file. This makes the Net flexible and very efficient, regardless of geographical distances. The Internet began as ARPANET (Advanced Research Projects Agency Network), established in 1969 by the Department of Defense to provide secure links for research organizations and quickly broadened to academics and the NSF (National Science Foundation), which had implemented a parallel network called NSFNet. The NSF took over TCP/IP technology and established a distributed network of networks capable of handling a large amount of traffic.

Currently the World Wide Web (WWW, or Web) is the leading retrieval service for the Internet. The terms Internet and Web are often used interchangeably. They should not. The Internet is a world-wide network of interconnected servers, computers, routers, etc., whereas the Web is the content consisting of billions of digital documents (known as web pages) that can be accessed by a web browser. That is, the web is the way information is shared on the Internet. A good analogy is the Internet is the library and the books are the web pages.

This service was begun in 1989 at the particle physics laboratory CERN in Geneva, Switzerland. HyperText Transfer Protocol (HTTP) standardized communications between servers and clients using friendly, point-and-click browser software such as Explorer, Edge, Safari, Firefox, Chrome and Netscape in place of arcane Unix-based commands. Servers are network computers that store and transmit information to other computers on the network, while clients are programs that request information from servers in response to a user request (when you access your email from a mail server, your computer acts as the client that connects to the mail server). A web server stores all the data while a web browser helps in the displaying of that data to the client. A document on the World Wide Web, commonly called a Web site or a home page, is written in HyperText Markup Language (HTML) and is assigned an on-line address referred to as a Uniform Resource Locator (URL). The ease with which hypertext allows Web users access to other documents has made electronic mail (email), file transfer (via FTP protocol), remote computer access (via telnet), bulletin boards, etc., common among the general public, whereas before the Web appeared the Internet was a province for the technically savvy such as academic, government, and business professionals. Now the Internet allows you to send messages and documents electronically, transfer documents and software from another computer to your own, engage in group discussion, use social networks (Facebook, etc.) and put your own information out on the Net for everyone else to see.<sup>61</sup> Writing to a colleague or visiting the Louvre is easily done on the Net.

#### Operating systems and browsers

To make a computer functional, it must first have an operating system software (OS) installed that will communicate with the computer hardware and allow external software programs (Word, Excel, etc.) to run on a computer as well as access the Internet. OS is powerful software, that manages memory, printing, keyboard, display, etc. as well as input/output devices. Many popular programs depend on the OS to execute part of their program thus saving developers much work. Most software programs for computers are written for particular OS's and only will work on those such as Microsoft Windows, Apple macOS, Google Chrome OS, etc. For smartphones, Google's Android is a popular OS and for iPhones it is iOS. For web servers and supercomputers, Linux is commonly used.

Now that your computer has an OS, the only route to the internet that you have is via a browser such as Explorer, Edge, Safari, Firefox, Chrome (don't confuse Chrome with Google's Chrome OS which is an operating system designed to run the Google Chrome browser). A browser is a software application for accessing and viewing websites, on the World Wide Web. Web browsers were created specifically for the purpose of reading HTML instructions and displaying the resulting Web page. HTML is one of the document formats that instructs a browser how text, graphics, video, interactive games etc. and other objects in a Web page should appear. Browsers, in addition to viewing web pages, can also be used to download and upload files as well. See also Example 9.26: Web Browsers.

#### Example 9.26

Compare and review typical access to the Internet from home and from work.

From home, connection is/was usually via the slowly fading dial-up (a modem and a telephone line) or cable to an internet service provider (ISP). At work, the type of connection depended on how your company's computer system accesses the Internet. The PC or

<sup>61</sup>It should again be noted that Internet communication over long distances is by analog radio signals that convey information digitally. The analog part of the signal is the electromagnetic radio wave (a single frequency sinusoidal carrier wave) used to carry the data and the digital part is the data transferred. In other words, the information in the analog signal is contained in the digital modulation of that signal. In such an arrangement we need an analog to digital converter to receive data and digital to analog to transmit data. What makes the radio signal "digital" is that the sinusoidal signal is turned on and off and thereby transmits "1" and "0," which after propagating some distance through noise, the signal decays, become smeared and appear only as a "high" and "low" signal (see Figs. 7.1, 9.4, 9.16, 9.17, 9.21). This can introduce errors when trying to distinguish which is "0" and which is "1". The strength of digitally modulated sinusoids is that before errors become too large, the "high" and "lows" can be correctly identified as the original "1" and "0". This can be done repeatedly until the signal arrives at its destination as the original signal. Obviously this applies to long-distance communication as the digital connections between computers (wired or WiFi) involve only short distances.

workstation may be connected via Ethernet cable, fiber or Wi-Fi. If it does not, then your connection is likely via modem and telephone line to an ISP. Note that currently modern broadband routers do not support dial-up connection sharing, because overall performance of dial-up is barely adequate for browsing simple web sites. Dial-up which allows computers to connect to remote networks over standard telephone lines was the most common form of Internet service, but when in the 1990s the World Wide Web skyrocketed in popularity and importance, much faster broadband Internet services have almost completely replaced it today. Typically, one had an Ethernet connection at work and a modem/phone connection at home. Different software was then needed to match the two different environments. Furthermore, the software for each environment is divided, depending if one is sending email or browsing the Web, because the resource requirements are very different. The common point is the Internet connection, hence let us look at four different situations.

#### Ethernet

Let us begin with a typical company network: a computer system connected in some kind of network with Internet access. The most popular "kind of network" is a switched or shared 10 or 100 MB/s Ethernet—less popular are Token Ring and ATM networks. Your work PC or workstation may then be connected via Ethernet cable to the computer system. An Ethernet cable can either be a twisted copper pair or coaxial cable. Such cables are commonly used to connect computers in a local area network (LAN) which provides the high-speed and wide bandwidth path for the data flow between the computers. The company LAN is then connected to the Internet, also by a high-speed and wide bandwidth connection. A bottleneck can develop when either the speed within the LAN or the connection speed between the LAN and the Internet is inadequate.

#### Modems

The company computer system normally had a pool of modems so off-site computers could dial in and be connected to the system by use of modem and telephone lines. Since the bandwidth is limited, these connections are much slower (typically 56 kbps) than Ethernet cables because using the analog telephone lines requires a modem at home which must perform a digital-to-analog conversion and another modem at the company which reverses the process and performs the analog-to-digital conversion. If the Ethernet is lightly loaded it can be 1000 times or faster than the dial-up modem connection, but if heavily loaded only about 10 times faster. The speed difference is because Ethernet is digital and telephone lines are analog unless you are using the newer ISDN, SDSL, or ADSL telephone connections which are also digital and much faster than their analog counterparts.<sup>62</sup> When making speed comparisons one should keep in mind that the telephone was made for humans and adapted to use for computers, whereas Ethernet was created for computers from the start. More recently cable connections that use a cable modem have

<sup>62</sup>Ethernet can have a speed of 10 Mbps or even 100 Mbps. The best modems are only 56 kbps. ISDN comes as 2–64 kbps "channels" which equal 128 kbps uncompressed. Both DSL (distance-limited) and cable (number of users limited) can have speeds of up to 10 Mbps.

become available. Both cable and DSL support high-speed transmission (up to 10 Mbps) of voice, data, and video-for DSL over conventional copper phone lines and for cable over coaxial copper cable. Comparing the two newer services, we find that both require modems, either a DSL modem or a cable modem. DSL provides dedicated service over a single telephone line; cable modems offer a dedicated service over a shared medium. Although cable modems have greater downstream bandwidth, that bandwidth is shared among all users on a line. DSL users do not share service, so speed will be constant. DSL exists simultaneously with the plain old telephone service (POTS) on the same copper lines. No new lines are required to maintain telephone service, and the new services are unaffected by placing or receiving calls during use. Cable's limitation is that speed will vary with the number of users on a line, whereas DSL's limitation is that it will not work at distances greater than 4 miles from the central phone office, so not all phone customers can use it. In a typical LAN there might be, say, 20 personal computers of virtually every kind, including Windows machines, Macintoshes, and workstations which are connected to several servers within a company department or group. This set of computers is also connected to the rest of the company computer system. The servers may perform one or more of several functions, acting as a common source of software packages for word processing, spreadsheet and data base applications, and file storage and backup, as well as being the host machine for email. The host is usually a computer running Unix, which is the most common operating system that enables several users to use the machine at one time (multiuser) and individual users to run several programs at the same time (multitasking). The Unix OS includes a comprehensive mail-delivery program, sendmail, that implements the Simple Mail Transport Protocol. On systems that provide full Internet access, all tasks<sup>63</sup> use TCP/IP. This use of standard protocols is the key reason why users can interact with each other using a wide variety of hardware and software over the Internet. The use of proprietary software by some commercial service providers restricts what users can do.

#### Email

Electronic mail operates across computer networks, which primarily is the Internet. To use email requires an email package either on the host or on the client (your PC). *PINE* and *ELM* are packages installed on the host whereas *PCmail, Messenger, Outlook,* and *Eudora* are on PCs. All of these packages interact with the sendmail program that connects with the network but the amount of information that is passed between your PC and the host is relatively small. The host is always connected to the network and stores the mail it receives until you decide to open it on your PC and act on it. To use email, you need a terminal emulation software package on your PC that connects with the host, for example, *ProComm* and *Hyperterminal*. Alternatively, one will use SLIP (Serial Line IP) or PPP (Point to Point Protocol) with a modem to simulate being connected directly to a LAN.

<sup>&</sup>lt;sup>63</sup>Tasks include email, telnet (a mechanism to establish an interactive session from your machine to a remote host machine when both machines are connected through the Internet–invoking the telnet program on your machine will initiate the telnet connection), FTP (file transfer protocol), etc.

These packages either help you send commands to the email package on the host (PINE, ELM, etc.) or help your PC-based email package (Eudora, etc.) interact with the SMTP server. Web-based email such as Hotmail is also popular. It is a free email system (www.hotmail.com)—but you need Internet access to use it. The advantage with Web-based mail (in addition to the older Hotmail there is *Yahoo*, Gmail, Outlook and many others) is that you can receive and send email anywhere you can find access to the Web, for example, an Internet cafe anywhere in the world.

If you are connected via a fast Ethernet cable and you do not pay for connect time, you may not be concerned about the time for message composing, editing, reading, and so on. On the other hand, if you are connected via a relatively slower telephone line and modem combination, or if you pay for connect time, you may prefer to use a PC-based email package that enables you to prepare and read messages off-line at your leisure and connect briefly to transmit messages between PC and server. In either case, the faster modems with data compression and error correction are much preferred. Data compression alone gives an effective speed increase of at most four times.

#### Web browsers

Installed on PCs, these are based on Windows, Mac OS, or X-Windows (Unix). The most common Browser examples are AOL/Netscape Navigator (originally Mosaic), MS Internet Explorer and Edge, Google Chrome (not Google Chrome OS which is an operating system), Firefox, Safari. Their use requires your PC to be connected as a node on the Internet, which means that your PC must be assigned an IP address by your system manager. The system manager controls your access to the Internet and authorizes your log-on ID.

If you are connected via Ethernet to a company LAN, you will have a permanent IP address. This is a fast connection that will not cause delays in receiving data, especially when the Web pages contain a high density of graphics. The major causes of delay are most likely the network bandwidth limitations and network traffic congestion. Some Web server sites are overloaded because many users access their pages. Some sites have not installed a connection to the Internet that is adequate for the traffic they are generating.

If you are connected via a modem, you need either a permanent IP address or a temporary one that is assigned each time you log on. You also need a SLIP (serial line internet protocol) or PPP (point-to-point protocol) connection. PPP is a newer and more general protocol than SLIP. A SLIP or PPP connection requires two conditions: one, you have a communications software package on your PC that supports a SLIP or PPP connection, and two, the network that provides your Internet connection has a modem pool that supports SLIP or PPP. A third and obvious condition is that the network must have a full Internet access connection to the Internet. Delays have two main causes: traffic congestion (either because of an insufficient bandwidth connection or because of servers that are too small) and modems. At times it pays to turn off the graphics display, an option in Web browsers. This alone may speed up your display response time if text is the primary message and the graphics are merely window dressing. On the other hand, if graphics are content, one may lose important information.

# 9.6 From analog, black-white TV with CRT display to digital, color ultra HD or 8K with LCD display

## 9.6.1 Bandwidth requirement of TV

In 1941, in the US, when standards for monochrome television were set by the NTSC (National Television Standard Committee), it mandated 525 scanning lines per frame and 30 frames per second. For a comparable horizontal resolution, 500 dots per line was used, giving a screen resolution of 500 by 525 picture elements (pixels or dots) which was considered as adequate for normal viewing (in Europe and other countries different standards were used). A pixel is a small dot on the screen that can be bright or dark, that is, on or off and represents 1 bit of information. The first number referred to 500 pixels along a horizontal line whereas 525 referred to the number of lines in the vertical direction. This would give  $500 \cdot 525 = 262,500$  dots on a screen, sufficient to display a quality picture. For motion, a refresh rate of 30 frames per second (30 Hz) resulted in  $262,500 \times 30 = 7,875,000$ pixels or bits per second, that is, 7.9 Mbps. The most difficult signal to transmit is a series of a white dot followed immediately by a black dot. A sinusoidal voltage signal of 1 Hz applied to the video input of a TV would result in a bright screen for half a second when the sinusoidal voltage is positive and a half-second dark screen when the voltage is negative. This corresponds to a spectral efficiency of 2 bits per Hertz. Hence, a screen display of white-black dots at 7.9 Mbps requires a frequency of  $7.9/2 \approx 4$  MHz. A standard video bandwidth of 4.2 MHz was then adopted. If we add sound, some buffer space, synchronizing pulses and a vestigial sideband to the 4.2 MHz video, a 6 MHz bandwidth was required and adopted for a complete TV signal transmission. This then is the history of the 6 MHz bandwidth limit, which for television broadcasting, will stay in effect for the foreseeable future.

The FCC allocated three bands of frequencies for TV signal transmission: 54–88 MHz for channels 2 to 6, 174–216 MHz for channels 7 to 13, and 470–890 MHz for the UHF channels 14 to 83 with each channel 6 MHz wide. For example, channel 2 occupies the frequency band of 54–60 MHz. This allocation was done at a time when TV signals were analog and each analog TV signal required the entire 6 MHz bandwidth. Nowadays, TV signals are digital, which can be compressed, so 10–12 digital TV signals can be transmitted in the frequency space of 6 MHz (Do not confuse bandwidth with data speed—or use bandwidth and speed interchangeably. Bandwidth is capacity to move data. It is like highway width, more lanes is capacity to move more traffic (here traffic is the data, traffic speed is data speed)).

## 9.6.2 Black-white analog TV

In the 1940s and later, a CRT (Cathode Ray Tube) was used to display an image. This kind of device has an electron gun that emits a fine electron beam which when it hits a phosphor-coated screen will show a bright dot on the screen. The electron beam, controlled by a sawtooth-shaped voltage, gradually moves the beam along the screen at a continuous rate. This would mean that a horizontal scan, starting at the top corner, can sweep along the width of the screen, tracing out a bright horizontal line. The TV circuitry will then retrace the beam (flyback) very quickly (invisibly) to its original position, except one line down. It then will proceed to trace out a second bright line. This process continues until the bottom of the screen is reached for a total of 525 lines, also called raster lines (in fact only about 480 lines, since we have to account for retrace time). We now have the entire screen bright white.

The TV circuitry not only controls the motion of the electron beam (the saw-tooth signal has a constant slope at the front side of each "tooth" for moving the beam from left to right but a much steeper and shorter slope at the backside for retracing the beam to the left of the screen) but its video input also controls the intensity of the beam, so the dots can be white, gray or black (when the electron beam is shut off). Thus, the retrace lines from end of one line to the beginning of the next line as well as the retrace from bottom of the screen to the top of the screen are invisible because the beam is shut off. So far we have a bright white screen as long as the video input voltage stays positive. This process continues at 30 screens (frames) per second. Clearly, if the video input shuts off the beam, the screen will go black. To "paint" a picture on the screen, we can intensity modulate the beam and thus produce a black-white picture as the beam sweeps across the screen. The video input is produced by a CCD (charge coupled device) camera which has a charge array produced by the light of a scene being photographed (one can think of the pixels in the array as tiny solar cells that convert light into electrons). The charges on the array are read off by scanning the array with an electron beam, much like in the CRT. The signal thus produced is transmitted and received by air, cable or fiber and then converted to the modulating signal in the TV which will reproduce the scene being photographed. The received signal also contains synchronizing signals so the lines in the broadcasting camera CCD and the receiving television CRT are in sync.

Now for the composition of the received video signal. Video and sound are separate signals within the 6 MHz bandwidth. The video signal (luminance signal) is band-limited to 4.2 MHz. Because of this large bandwidth, the only reasonable modulation for the video signal is amplitude modulated (AM, see p. 368?). It was stipulated that the video carrier frequency be at 1.25 MHz and the sound signal, which is frequency modulated (FM), be at a carrier frequency at 5.75 MHz within the 0-6 MHz band (for example, this would correspond to 55.25 and 59.75 MHz for TV channel 2 which is in the frequency spectrum 54–60 MHz). Video AM modulation has two sidebands of  $\pm 4.5$  MHz about its carrier frequency. The upper/lower sidebands would occupy  $1.25 \pm 4.5$  MHz of frequency space for a total of 9 MHz, clearly not available in the 6 MHz bandwidth. Since the information in the two sidebands is the same, one of the two sidebands is unnecessary. We could eliminate the lower sideband and keep the upper, which would be adequate (called single sideband modulation, SSB). However, besides SSB requiring complicated circuitry, we need additional low frequency space for some low frequency control-diagnostic signals. Hence, we will remove a good portion of the lower sideband by filtering out most of the high frequencies but keeping a low-frequency 1.25 MHz band, called a vestigial




FIG. 9.35 The 6 MHz bandwidth components of a television channel. The video signal has a frequency range of 4.2 MHz. The audio carrier frequency is 4.5 MHz above the video carrier, is frequency modulated and has a bandwidth of less than 100 kHz. The Luminance signal Y is amplitude modulated and occupies the range of 1.25 MHz below and 4.2 MHz above the video carrier. The Chrominance signals, I and Q, are quadrature amplitude modulated, and I occupies a range of 10.5 MHz below and 0.5 MHz above the color (or chroma) subcarrier and the Q signal occupies the range of 0.5 MHz above and below the color subcarrier. In color television the luminance and chrominance signal share the same frequency spectrum which presents a challenge in the sense that the two signals interfere and create undesirable artifacts in the received images; most of these were avoided by frequency interleaving of the two signals as well as very precise frequency specification; for example, the 3.6 subcarrier frequency needed to be exactly 3.579545 MHz.

sideband (so-called because a vestige of the sideband remains). Fig. 9.35 shows the frequency content or distribution of the 6 MHz bandwidth.

To display a real picture, with shades of gray, a 10-level shading for each pixel was used. Such shading adds information of  $\log_2 10 = 3.32$  bits. An analog, black-white TV Broadcast, therefore streams information of  $500 \times 525 \times 30 \times 3.32 = 26.1$  Mbps through a 6 MHz wide channel. It now appears that a 26 Mbps signal would require a bandwidth larger than 6 MHz. However, capacity of a channel C, is determined not just by its bandwidth B but also by the noisiness of the channel, measured as signal to noise ratio, S/N. The Shannon-Hartley theorem relates this as (see Eq. 9.32)

$$C = B \log_2(1 + S/N)$$
 bits/s

where S and N are signal and noise power in the channel. It couples bandwidth B and Signal to Noise ratio (SNR) to how much information can be transferred over a medium. Since bandwidth B is presumably given, then the Signal to Noise ratio becomes the only important factor in limiting information rate.<sup>64</sup> Now if we consider an average quality

<sup>&</sup>lt;sup>64</sup>In theory, infinite information can be transmitted by a noise-free channel of bandwidth B. In practice, if you have a high-enough S/N ratio, you can send a lot of bits in a narrow band – this is how the early dial-up modems were able to push 56 kbps through a 4 kHz channel.

channel with a S/N of 100 (usually stated as 10  $\log_{10} 100 = 20$  dB signal to noise ratio), then Shannon's formula states the data speed as C = 4.5 MHz ×  $\log_2 100 = 4.5$  MHz ×  $3.32 \times \log_{10} 100 = 30$  Mbps. So this channel with 20 dB S/N ratio can easily carry a 26.1 Mbps signal (which would give it a spectral efficiency of 5.8 bits/Hz). Should the channel become noisier (moving farther away from the transmitting antenna), the analog signal becomes more contaminated with noise which causes the appearance of "snow" superimposed on the picture which eventually can becomes too objectionable to watch (this, unlike with digital TV, where the picture remains the same for strong or weak signals but cuts out completely for too weak signals—either one gets a great picture or no picture at all).

## 9.6.3 Color analog TV

In 1953, the NTSC, the standard in the USA, defined a TV picture to have 525 horizontal lines, 30 frames/s and a 6 MHz bandwidth. In other regions of the World, the standards are different. For instance, in Europe the standard is 625 lines, 25 fr/s, 8 MHz. Analog broadcasting in the US ended in 2009; only digital transmissions were used from then on.

For analog television to display color, we need the primary colors: red, green, blue (RGB) which can be combined to give any color. To stream three additional color signals was unacceptable as it would require additional bandwidth of 18 MHz (like a monochrome signal requires 6 MHz of frequency space, each color signal would require the same bandwidth). Also, since RGB components are correlated, transmitting RGB components separately would be redundant and not efficient use of bandwidth. Also, black and white TVs needed a backward compatible color signal, so the black-white portion of a color broadcast could be viewed. This was a difficult task, in addition to the even more difficult task of transmitting the new composite color signal, which contains considerably more information than a black-white signal, over the same bandwidth of 6 MHz. Before this extraordinary engineering task could be realized, several crucial observations were made. The first observation was just how low a resolution the color can be and still make a very good image. The human eye has 20–30 times more rods (brightness detectors) than cones (color detectors), so we have much more resolution and sensitivity to brightness (luminance) than color (chrominance). For example, the human eve cannot distinguish color for small objects and can only respond to changes in brightness. In practice it means that surprisingly little color needs to be added to a Black/White signal to produce a good color TV image. It also means that a Black/White TV will produce a good monochrome image, because the small color component will have little effect on the image (sometimes, a mildly objectionable dot pattern would appear in areas of the screen where the colors are particularly strong).

Our eyes ability to not need a high a resolution of color information, is the key to how compatible color transmissions work. As pointed out before, a CRT in a Black/ White TV displays an image by scanning a beam of electrons across the screen in a pattern of horizontal lines known as a raster. As the electron beam passes each point on the screen, the intensity of the beam is varied, varying the luminance at that spot. A color television system is identical except that the additional chrominance information in the received signal (after the RGB signals are extracted from it) also controls the color at that spot (a color television has a color-capable cathode ray tube; it has three guns, one for each RGB color; hence, three electron beams move simultaneously across the screen; each spot on the screen is divided into three RGB sensitive phosphors—each pixel is composed of a red, green, and blue subpixel—which light up when hit by electrons from the appropriate gun). To accomplish this latter task, the primary RGB signals in color imaging systems were first transformed into a luminance signal (Y) and chrominance signals (I, Q). As noted above, the human eye responds primarily to changes in luminance which implies that less bandwidth is required to encode chrominance information than luminance information (which requires a band of 4.2 MHz). Nevertheless, the additional color bandwidth would require a larger channel than 6 MHz which simply was not available. However, by clever frequency interlacing, the luminance and chrominance signals were able to share the same 4.2 MHz video band. The essential aspect of color television is therefore the way color information coexists with monochrome information. How was this achieved? By using luminance-chrominance color coordinates YIQ and by QAM modulating the chrominance components and placing them at the high end of the 4.2 MHz luminance spectrum, as described next.

To encode the color signal, two color difference signals (R-Y) and (B-Y) were formed, where Y is the luminance signal (lightness and darkness of colors) and R, B are red, blue signals. Since most of the information in an image is in the luminance, the color difference signals are normally small. Also the color difference signal (G-Y) is mostly redundant, requiring only the two color difference signals. Next, the two difference signals were combined to create two new color signals: I (in phase) and Q (in quadrature) which encode the chrominance information. If these two signals were used to amplitude modulate a carrier frequency, each signal would generate its own two sidebands (upper/lower) and four sidebands would be too wide to fit in the existing video band. To transmit (broadcast) the color information, an efficient modulation technique is therefore needed. Quadrature amplitude modulation<sup>65</sup> (OAM) was chosen and is a technique that can transmit two analog signals, I and O, by modulating the amplitudes and the phase of a single subcarrier wave (it is equivalent to having two carriers at the same frequency which differ in phase by 90°. hence the name quadrature). QAM, by combining the two carriers and sending the combined signals in a single transmission, essentially doubles the effective bandwidth of a channel, thus the color signal (subcarrier plus sidebands) will require less space in the luminance bandwidth (video band). To restate, the QAM technique simultaneously amplitude modulates a 3.6 MHz subcarrier by the in phase sine signal I (saturation of color) and by the out of phase quadrature cosine signal O (hue of color).<sup>66</sup> Because these sideband

<sup>&</sup>lt;sup>65</sup>See sections on "Quadrature Multiplexing" and on "Higher Frequencies – Higher Data Rates"

<sup>&</sup>lt;sup>66</sup>The 3.6 MHz subcarrier (it is actually 3.579545) had to be carefully chosen and placed within the 4.2 MHz video band to avoid beat frequencies and other interference signals within the video band.

frequencies are within the luminance signal band is why they are called "subcarrier" sidebands and not "carrier" sidebands.

The bandwidth required for color information must be held to a minimum because taking too much space from the luminance band to allocate space for the chrominance signal will create adverse effects on image quality. The color bandwidth is again determined by human eye sensitivity to brightness versus color. For colors encoded by the I signal, where I = 0.7(R-Y) - 0.3(B-Y), the eyes response is such that good picture rendition can be obtained with I band-limited to about 1.5 MHz. Similarly, for the Q = 0.5(R-Y) + 0.4 (B-Y) color signal, Q is band-limited to about 0.5 MHz. Above these frequencies, the eye barely resolves color and all gray information for an image is contained in the Y signal. The color bandwidth placements in the video band are shown in Fig. 9.35. The Q signal is double sideband about the subcarrier and the I signal has a lower sideband but the upper is a vestigial sideband filtered to about 0.5 MHz

Eventually the luminance signal Y and the two modulated chrominance signals are added and this final signal is then used to modulate the 1.25 MHz video RF carrier which is ultimately transmitted (broadcast) over the air for reception. At the receiving end, The RGB signals are reconstructed from the Y, and I, Q signals by the television receiver and control a color CRT screen which displays the transmitted image for viewing.

## 9.6.4 Digital color TV

The FCC ended analog broadcasting in 2009. It was mandated that digital TV engineering start from scratch without any burden of backward compatibility. Why digital TV? Besides the obvious that it is the newest technology, analog TV was restricted by its limited resolution capability which defines picture quality; so the simple answer is: Resolution. The high-resolution capability of digital TV made possible the large screen sizes now available. Large screens require more pixels otherwise individual pixels become visible with increasing screen size.

Digital television is one of many digital systems that are implementations of digital encoding and file compression technology. It is possible to transmit pictures and sound of significantly higher quality in the same 6 MHz bandwidth that analog television occupied. In comparison to analog signals, digital television signals are easily compressed and file size is further reduced by only transmitting the next frame that changes.<sup>67</sup> By digital processing and compression, these redundancies in a television signal that is converted to digital are easily removed thereby requiring much less bandwidth and attaining a much lower bit rate. 10–12 digital television channels with slow-changing content (talk show) can now be transmitted in a 6 MHz bandwidth. As picture information changes more quickly (fast action sports), the number is reduced to about 3–4 channels.

<sup>&</sup>lt;sup>67</sup>A straight conversion of an analog television signal, which requires a bandwidth of 4.5 MHz, into a digital television signal would require a very large bit rate. However, a television signal does not change that much between frames. This redundancy is especially suited for digital processing and can greatly reduce the bit rate of a digital television program.

Digital television is the broadcasting of programming in a digitally encoded format. To transmit the digital signal, it uses quadrature amplitude modulation (QAM) or vestigial side band (VSB) modulation techniques (after compression), whereas analog television transmits in amplitude modulation (AM) which is uncompressed. The digital television signal is produced by a digital processor which converts the electrical analog signal from the television camera by sampling the electrical voltage many times per second, to numbers. These numbers, in turn are encoded as sets of "0's and 1's". A digital camera performs these operations automatically. The resulting stream of bits now represents the television signal and because of great redundancy of typical scenes, the bit stream can be greatly reduced by compression. This compressed digital stream of "0's and 1's" is then sent over the air to a digital TV set, where the circuitry in the set will decode or demodulate the received signal, that is, the signal will be uncompressed and the '0' and '1's converted to a form that can be displayed on a television set. Since digital TVs are basically computers, they also can do additional signal processing such as error-correcting on the incoming signal to further improve the TV image.

Theoretically, signal compression is the process where the redundant information in a signal is identified and deleted. Compression techniques that are used are basically of two kinds: lossless and lossy. Lossless compression is a technique where the original signal can be fully recovered from the compressed signal. Lossy compression, on the other hand, is when the original signal cannot be completely recovered from the compressed signal file, that is, reconstruction is only of an approximation of the original data. Clearly, lossy compression by removing redundant information uses less bandwidth, which is valuable for commercial broadcasting. The industry standard for lossy compression is MPEG-2 encoding.<sup>68</sup> It reduces the signal data to a reasonable size (by a factor of up to 55:1), by discarding much visual information the human eye would not notice was missing. In the US each television channel has a 6 MHz bandwidth which uses MPEG-2 compression and 8-VSB modulation (different for OAM modulation). Such compression gives each television broadcaster a digital channel which has a 19.39 Mbps (megabits per second) capacity; this means that each 6 MHz channel can stream/transmit 19.39 Mbps of digital data. A feature, unique to digital TV, is that a channel can be subdivided into multiple subchannels, if the broadcaster so chooses. For example, a channel can be divided into four sub-channels, 4.85 Mbps each, and each carrying a different program; this kind of programing is called multicasting. In other words, if the digital television channel is 46, then 46.1, 46.2 and 46.3 could be three sub-channels on that channel, again, each carrying a different program. Thus MPEG-2 compression allows a broadcaster to choose between a variety of resolutions and bitrates when encoding a show. If a station wants to broadcast a sporting event with lots of movement, a high resolution of 1080 horizontal lines and the

<sup>&</sup>lt;sup>68</sup>A newer and more powerful lossy compression is MPEG-4. It is more complicated compared to MPEG-2, requires a more complex algorithm, has poorer picture quality, however, encoded video files are much smaller and require much less bandwidth. Incidentally, MPEG stands for Moving Picture Experts Group and VSB stands for Vestigial Sideband.

entire19.39 Mbps is used for a high-quality picture, also known as high definition (HD). If, on the other hand, a news broadcast showing someone reading notes, it can transmit at a lower resolution and use a much lower bitrate. For instance, one could transmit at 480 horizontal lines and use only 4-Mbps, also known as standard definition (SD), leaving 15.39 Mbps for other sub-channels.

#### Standard definition (SD) and high definition (HD)

Digital television (DTV) is not synonymous with high-definition television. Both SD, HD and Ultra HD are subset of DTV. Display formats that have 720 or 1080 or higher horizontal lines are considered HD. Formats with fewer lines, 480 or lower are SD. One of the most important aspects that defines picture quality is television resolution. Also, the quality of the content that is streamed to your TV set as well as the position one is watching from effects image quality. As television screens continue to get larger, the size increase has to be accompanied by increase in resolution to avoid seeing individual pixels in the image. Also resolution of transmitted content has to be matched by equal-resolution capable TV sets. There are many formats and standards that are used: over-the-air broadcasting (terrestrial), satellite, cable (coaxial and fiber), etc., all requiring somewhat different encoding methods. For example, satellite because of a long and turbulent transmission path requires the most robust modulation technique, which limits the transmitted bit rate. On the other hand, cable and local broadcasting provides a friendlier environment and allows use of modulation schemes with increased bit rates.

If we look at resolution vs screen size we must first consider that the human eye can only distinguish detail 1/60 of a degree apart, which means that sitting closer to a TV, imperfections in the image become more visible. That is, a 70" TV and a 26" TV, displaying the same program will have the same number of pixel on each screen, but the pixels on the larger TV will be larger, since the same image is stretched over a larger area. Hence, a low-resolution program that looks great on a small-screen TV might look unpleasant on a big screen.

Name		Resolution	Total pixels/screen
480p	SD	720 horizontal pixels $ imes$ 480 horizontal lines	345,600
720p	HD	1280  imes 720	921,600
1080p	HD	1920  imes 1080	2,073,600
4K (2160p)	UHD	3840  imes 2160	8,294,400
8K (4320p)	UHD	7680  imes 4320	33,177,600

A summary of resolutions that are used to broadcast television content is as follows:

The reason that broadcasters can create sub-channels is because digital television standards allow the above-listed formats. A broadcaster can choose between those to design and transmit programs within the 6 MHz bandwidth.

The letter p (after the number of horizontal lines) stands for progressive scan, which computer monitors and television LCD's use. Progressive scan uses all horizontal lines, top to bottom, in linear sequence within a frame. For example, 720p represents 1280 pixels in a single horizontal line, and 720 horizontal lines running from top to bottom in a progressive fashion. This means that all 921,600 pixels are displayed in one action, which is similar to how 1080p is displayed but with an increased number of pixels across and down the screen.<sup>69</sup>

Television display is typically at 30 frames per second (fps), but it can be refreshed more often. For example, in the US we use 60 fields/30 frames per second for television and 120 Hz or higher for gaming. To display 30 frames per second on a TV with a 60 Hz refresh rate, each frame is repeated 2 times every 30th of a second. A 60 Hz refresh rate is a great compromise as the human eye can perceive refresh rates up to 1000 Hz.

Until 2012, TVs with medium-sized screens, delivered very good viewing of programs that were streamed at resolutions of 1080p. But, with demand of ever-larger screen sizes, higher resolution was needed to produce good image quality on the larger screens. So, 2160p or 4K was introduced to deliver a more detailed image for TV sizes of 70" or larger. However, based on past comparisons of the lower resolution of 1080p TVs versus 4K TVs, only a minor increase in sharpness was noted. Taking human visual acuity into consideration, one needs to sit really close to a large-screen TV to get any benefit of the extra resolution. Similarly, this would also apply to 8K TV sets. That is, one expects only a minor increase in sharpness in a comparison of 4K versus 8K television sets. A popular calculator, Carlton Bale's "Home theater calculator," for example, estimates that one needs to sit 5 ft or closer to see all the detail of 4K, and 3 ft or closer to see all the detail of 8K when viewing an 85" television screen. In conclusion, we observe, that while 8K resolution may be applicable for very large screen sizes, approaching cinema size, for screen sizes less than 60" or 70", the excess of pixels that 8K delivers, would be barely noticeable.

# 9.7 Artificial intelligence (AI)

Artificial Intelligence (AI) is the study of computer programs that can behave intelligently. In recent years, AI has become one of the most active application areas for digital computers, underlying popular systems such as digital assistants, search engines, advertisement targeting, and others.

The history of AI has explored a variety of different architectures for artificial intelligence. An early approach involved building *expert systems* that perform reasoning over knowledge provided by experts. One famous early success was MYCIN, an expert system for diagnosing and treating infectious disease, developed in the 1970s at Stanford University. MYCIN used hand-specified rules gathered from human experts: statements like "if the infectious organism has characteristics A and B, then the patient is more likely to have

<sup>&</sup>lt;sup>69</sup>Another scanning method is interlaced scan, in which each frame is scanned in two fields, odd lines first then even lines and then combined to display a frame.

disease C." By applying hundreds of such rules, MYCIN was able to outperform the accuracy of human physicians on its task.

However, a key challenge faced by expert systems is that the knowledge that the systems require must be manually encoded by human experts. This encoding is expensive, and risks resulting in systems that are "brittle" or only applicable in narrow cases where the human-specified knowledge is sufficient. While this approach works well in specialized cases like MYCIN, applying it to other types of intelligence has been far less successful. For many intelligent behaviors, it is difficult for people to specify exactly what knowledge is required to perform the behavior. For example, when you see a chair in a classroom, you recognize it as a "chair" immediately. But, identifying and encoding all the knowledge you utilized to perform that recognition task is extremely difficult. The challenges faced by expert systems led to a widespread pessimism about the field of AI in the late 1980s, now referred to as an "AI Winter." Over the years, enthusiasm around AI has returned, however. This is primarily due to excitement about *machine learning*, or the study of computer programs that improve with experience. Machine learning techniques overcome some of the limitations of expert systems because they do not depend on manually-encoded rules, but instead learn automatically from data.

Machine learning techniques have become increasingly attractive in recent years because they utilize large data sets for learning. Available data sets have become larger and more plentiful over time due to increasing data storage capacity and people's increasing use of information-processing systems that produce and record data, such as the World Wide Web. As one example, the ImageNet database contains more than 10 million digital photographs gathered from the Web (e.g., a picture of a child playing with a dog indoors) which have been hand-labeled with the names of the objects contained in the image (e.g., "child," "dog," "chair," etc.). This data set led to an explosion of interest in systems that learn to identify objects in images. Machine learning systems trained on ImageNet are capable of recognizing common objects in photographs with high accuracy. Similar machine learning efforts have brought about dramatic improvements in other application areas, such as speech recognition and machine translation. While machine learning is not the only approach to AI today, it has become a critical ingredient for many AI applications.

In the formulation of machine learning we will consider, our goal is to learn a function from an *input space*, represented by a set *X*, to an *output space* represented by a set *Y*. For example, each input  $\mathbf{x} \in X$  might represent an image file. The output space *Y* contains the labels we wish to output. For example, if we are trying to recognize animals in images, then *Y* could contain different animal names, e.g.,  $Y = \{ \text{dog, cat, horse} \}$ . We will consider inputs  $\mathbf{x} \in X$ , where  $\mathbf{x}$  is a numeric vector of *d* attributes. That is,  $\mathbf{x} = (x_1, x_2, ..., x_d)$  where each  $x_i$  is a number. In our example, the individual attributes  $x_i$  might denote the color values of each pixel in the image.

Our goal in machine learning is to approximate an unknown function *f* that maps the input to the output—e.g., a function that outputs which animal is in a given image. To learn the function *f*, we are provided a set of *training examples*: pairs ( $\mathbf{x}_i, y_i$ ) of examples

of the function, where  $y_i = f(\mathbf{x}_i)$ . For example, we could construct a training set by asking people to examine a set of images that each contain an animal from *Y*, and to label each image  $\mathbf{x}_i$  with its corresponding animal  $y_i$ . Machine learning algorithms are computer programs that use the training examples to automatically learn a *hypothesis*, a function *h* that approximates *f*. Our goal is to learn an *h* that will *generalize*—that is, it will correctly predict output values  $h(\mathbf{x})$  for examples  $\mathbf{x}$  that are *not* seen in training.

Machine learning algorithms differ in terms of how they *represent* the family of possible hypotheses *h* used to approximate *f*, and in terms of how they *optimize* to select the "best" representation from the family, for a given training set. In this book, we focus on one popular representation approach called neural networks, and an optimization approach that has been shown to be effective for that representation, Stochastic Gradient Descent.

#### 9.7.1 Neural networks and deep learning

One of the most popular machine learning approaches today is known as *neural networks*. Neural networks learn functions *h* that are comprised of large numbers of simple, homogeneous computational elements. The simple elements are wired together into networks to perform complex computations. In neural networks, the computational elements are called *neurons* because they are loosely inspired by biological neurons, the cells that serve as the information-processing units of animal nervous systems.

We will start by considering a simple case of a minimal neural network that consists of only a single neuron. We will define the single neuron mathematically, and then explain why it is effective for learning simple functions. Formally, a neuron is governed by the following equation:


$$h(\mathbf{x}) = \sigma\left(w_0 + \sum_{i=1}^d w_i x_i\right) \tag{9.42}$$

where each  $w_i$  is a numeric *weight* (which will be learned from data), and,  $\mathbf{x} = (x_1, x_2, ..., x_d)$  is the input to the neuron and  $h(\mathbf{x})$  is the hypothesis computed by the neuron. The first weight  $w_0$  is often called the "bias" of the neuron, as it dictates what the neuron will output when all of its inputs  $x_i$  are zero.

The function  $\sigma$  is a non-linear transformation, called an *activation function*. As we will discuss below, the use of a non-linear activation function is critical to enable neural networks to approximate general functions. A common choice of  $\sigma$  in practice is the logistic sigmoid function:

$$\sigma(z) = \frac{1}{1 + e^{-z}} \tag{9.43}$$

This function is pictured in Fig. 9.36. It takes any real number *z* as input and maps it onto a value in the interval between zero and one. The single neuron is appropriate for learning simple functions. The weights  $w_i$  encode the direction and strength of influence that each input attribute has on the output. A positive weight  $w_i$  corresponds to the attribute  $x_i$ 



**FIG. 9.36** An example of a single-neuron model for predicting flu based on four attributes. We compute z by summing each input attribute multiplied by each weight, and adding  $w_0$ . Passing z through the logistic sigmoid function yields the output of the network (0.11 in the example).


having a positive influence on the output, and a negative weight corresponds to negative influence. Weights with higher absolute value indicate attributes with stronger relative influence. For example, let  $x_i$  be the number of green pixels in an image; in a single-neuron model that computes whether an image contains a grassy field, we would expect  $w_i$  to be positive, and relatively large, because an image with many green pixels is more likely to contain a grassy field than one with few green pixels. It turns out that for many machine learning tasks, simply modeling the strength and direction of influence of the attributes in this way can be quite accurate. The single neuron model is popular in practice and typically goes by the name of "logistic regression."

As a concrete example of a single-neuron model, consider learning to predict the probability that a person has the flu. Let  $x_1$  indicate a patient's temperature in degrees Celsius, let  $x_2$  be a binary value indicating whether the patient does (1) or does not (0) feel nauseous, let  $x_3$  be a binary value saying whether the patient has (1) or has not (0) received a flu vaccine, and let  $x_4$  give the patient's age in years. Given the weights of the neuron, and the attributes of a given patient, we can output  $h(\mathbf{x})$ , the neuron's estimate of the probability that the patient has the flu. Fig. 9.36 shows an example of this computation for a given set of weights and attributes. (Of course, a real-world medical diagnosis system utilized to predict influenza would have different weights and use many other attributes.)

If we wanted our single neuron to output the most likely label (i.e., "flu" or "no flu" in the example above), we could threshold the probability output by the model. That is, we report "flu" if the output  $h(\mathbf{x})$  is greater than 0.5, and "no flu" otherwise.


Single-neuron networks are too simple to model many important real- world functions. For this reason, real applications use large *networks* of many neurons. Large networks organize the neurons into layers, where the outputs of one layer serve as the inputs for each neuron in the next layer. The input to the first layer is the original input **x**. The output of the first layer serves as the input for the second layer, and thereafter the outputs of layer *k* serve as input to the layer k + 1. The final output layer produces the function value  $h(\mathbf{x})$ . Each neuron has its own unique set of weights, and we characterize the network using *weight matrices*  $\mathbf{W}^k$ , one for each layer *k*. The entry at the *i*th row and the *j*th column of  $\mathbf{W}^k$  gives the weight for the *j*th input to the *i*th neuron in layer *k*. The layers of neurons other than output are called *hidden* layers, because they are internal to the model and only send output to other neurons. An example of this architecture is shown graphically in Fig. 9.37, and an example computation of a multi-layer network is shown in Fig. 9.38. Because the most powerful neural networks today tend to be deep, with many hidden layers, machine learning with neural networks often goes by the name of *deep learning*.

Large neural networks can learn complex functions, and are used for tasks ranging from object recognition in images, to speech recognition, to machine translation. In fact, it can be proved that with a single sufficiently large hidden layer and proper settings for the weights, neural networks can represent *any* continuous function. Importantly, this property only holds when the neurons use an activation function  $\sigma$  that is non-linear, such as the logistic sigmoid in the above example. If we did not use any activation function, the representation power of the networks would be severely limited (see Problem 85).



Hidden Layers

**FIG. 9.37** An example neural network. Blue nodes (dark gray circle in the print version) indicate neurons, and edges indicate weighted connections. Three inputs are fed into a one hidden layer of four neurons. These neurons send their outputs to second hidden layer of four neurons. The neurons in the second hidden layer send their outputs to a single output neuron, which finally outputs  $h(\mathbf{x})$ .



**FIG. 9.38** An example computation from a multi-layer neural network. In the figure, we assume the bias  $w_0$  of the upper hidden neuron is -1, while the other two neurons have bias  $w_0 = 0$ . All neurons use a logistic sigmoid activation function. When we feed the input,  $x_1 = 1$  and  $x_2 = 0$  into the network, the upper hidden neuron outputs 0.5, and the lower hidden neuron outputs 0.88. These inputs are weighted and fed into the output neuron, resulting in a final output of 0.47.

## 9.7.2 Training neural networks with gradient descent

Given a data set, training a neural network involves setting the numeric weights  $\mathbf{W}^k$ . Stochastic gradient descent (SGD) is the dominant approach for this optimization problem. It starts with small randomly initialized weights, then processes one example at a time, updating the weights so that the network performs slightly better on the example. By repeatedly updating the weights in this fashion for all of the training examples potentially multiple times, SGD aims to arrive at weights that perform well on the training data. Of course, in order update the weights to perform well, we must define what it means to perform well. We do so by defining an error measure called a *loss function*  $L(\mathbf{x}, y)$ , which quantifies the error on a given training example ( $\mathbf{x}, f(\mathbf{x}) = y$ ). For example, a common loss function that is suitable for the flu example is the *cross-entropy* loss:

$$L_{\mathbf{W}}(\mathbf{x}, y) = -(1 - y) \ln(1 - h_{\mathbf{W}}(\mathbf{x})) - y \ln h_{\mathbf{W}}(\mathbf{x})$$
(9.44)

where we use **W** to refer to all weights of the neural network  $h_{\mathbf{W}}$ . This loss function is suitable for binary classification tasks like the "flu" example above, where the desired output is a binary label, i.e., *y* is 0 (not flu) or 1 (flu), and our model's output is an estimate of the probability that the label is 1, i.e., the probability of flu. The cross-entropy loss matches what we want intuitively: it is zero for an example if we get it exactly right (i.e., outputting  $h_{\mathbf{W}}(\mathbf{x}) = 1$  when the label y = 1, and  $h_{\mathbf{W}}(\mathbf{x}) = 0$  otherwise; note that we define 0 ln 0 to be zero when computing the loss) and increases as our output probability veers further from the label (Fig. 9.39).

The loss function measures the performance of our network. Our goal is for our network to achieve a small value for the loss, summed across all of our training examples. How do we identify weights for our network that will achieve a small loss value? Given




FIG. 9.39 An example neural network.

a differentiable loss function *L*, we train the weights using SGD. Specifically, we initialize the weights to small random values, and then repeatedly iterate over each example  $\mathbf{x}$  in the training set updating the weights each time. For a given example  $(\mathbf{x}, \mathbf{y})$  we update the weights according to the following equation:

$$\mathbf{W}_{\text{new}} = \mathbf{W}_{\text{old}} - \eta \nabla_{\mathbf{W}} L_{\mathbf{W}}(\mathbf{x}, \mathbf{y})$$
(9.45)

where  $\eta$  is a learning rate parameter that controls how quickly we alter the weights, and  $\nabla_{\mathbf{W}} L_{\mathbf{W}}$  indicates the gradient of the function *f* with respect to **W**. The reader will recall from introductory calculus that the negative gradient of a function tells us the direction of locally steepest descent in that function. We use that fact to guide our updates in Eq. (9.45): by adjusting the weights slightly in the direction of the negative gradient, we aim to decrease the loss. By iterating through each example in the training set and adjusting the weights to lower the loss for that example, we hope to achieve a low loss across the entire training set. This simple method of incrementally improving the weights of a neural network has been shown to be remarkably effective for learning neural network weights in practice.

SGD is an effective optimization procedure, but it introduces an important restriction on our loss function, and also our activation function: both functions must be differentiable. Otherwise, we could not compute the gradient required by stochastic gradient descent.

## 9.8 Quantum computers

Digital computers are based on digital logic. In recent years, significant progress is being made in creating a new kind of computer: the quantum computer. In many ways, a quantum computer is radically different from a digital computer. In particular, it is based on quantum logic gates. In principle, a quantum computer can perform every task that a digital computer can. However, there are some specialized tasks for which a quantum computer is much, much faster than a digital computer. Two such tasks are factoring of large numbers and data base searches.

Consider first the case of factoring large numbers. Suppose you have two prime numbers, *X* and *Y*. It is easy and fast to determine the product of those numbers: Q = XY. However, if someone hands you a large number, and tells you that it is a product of two prime numbers, it is very difficult and time consuming to determine the two factors. For example, if the number to be factored has 100 digits, even the fastest supercomputer will take more than a year to find the factors. Furthermore, the amount of time it takes to find the factors grows exponentially with the number of digits. Thus, if the number of digits (*N*) is much larger than 100, it is virtually impossible to find the factors on a reasonable time scale. On the other hand, a quantum computer consisting of only a few hundred gates can find the factors of a 100 digit number in a few seconds. For larger numbers, the amount of time needed for a quantum computer to find the factors grows only polynomially with *N*.

The fact that it is difficult to factor a large number, even with a supercomputer, is at the heart of the so-called RSA cryptography scheme, which is routinely used by many companies, including banks, to ensure the safety and security of financial transactions. This cryptography scheme would become obsolete if it were possible to realize a quantum computer with a few hundred gates.

Consider next the case of finding an item in a random database containing N elements. An example of such a database is a list of phone numbers in a phone book. If you want to find the name of a person for a given phone number, you have to make, on average, N/2 queries. On the other hand, a quantum computer can find the name by making only  $\sqrt{N}$  queries.

In addition to these two applications, quantum computers are also essential for efficient simulations of symptoms that behave quantum mechanically. In fact, the concept of a quantum computer was first put forth by Richard Feynman in order to address this challenge. Since the technology of quantum computing is in its infancy, it is plausible that other applications of this technology will also emerge soon. Furthermore, the technologies that are required for making a quantum computer can also be useful for secure communication as well as precision metrology. For these reasons, it is important to understand the elements of quantum computing.

Obviously, a quantum computer is based on the laws of quantum mechanics, which can be summarized as follows. Consider, for example, an electron in the presence of a magnetic field. It is well known from the laws of electromagnetism: a circulating current behaves like a magnet. An electron is always rotating, thus behaving like a magnet. In the presence of an external magnetic field, it rotates in either clockwise or counterclockwise direction with respect to the direction of the magnetic field. We denote as  $|0\rangle$  the state for which the motion is counter-clockwise, and as  $|1\rangle$  the state for which the motion is clockwise. Due to magnetic dipole interaction, the energy of the electron in state  $|1\rangle$  is more than its energy in state  $|0\rangle$ .<sup>70</sup> Let us denote by  $E_0$  the energy of state  $|0\rangle$  and by  $E_1$  the energy of state  $|1\rangle$ . In the classical world, the electron can be only in state  $|0\rangle$  or  $|1\rangle$ . However,

<sup>&</sup>lt;sup>70</sup>The electron, when left alone, will relax to state  $|0\rangle$ .




FIG. 9.40 Schematic illustration of an electron in a magnetic field.

according to the laws of quantum mechanics, the electron can be simultaneously in a superposition of state  $|0\rangle$  and state  $|1\rangle$ .

Explicitly, we can write the quantum state of the electron as follows:

$$|\Psi\rangle = C_0|0\rangle + C_1|1\rangle \tag{9.46}$$

This is also illustrated in Fig. 9.40.

In general, the coefficients  $C_0$  and  $C_1$  are complex numbers, and  $|C_0|^2 + |C_1|^2 = 1$ . The physical meaning of these coefficients is as follows. Let us assume that we have a technique for determining whether the electron is in state  $|0\rangle$  or state  $|1\rangle$ . If we use this technique, we will find the electron only in state  $|0\rangle$  or in state  $|1\rangle$ . If we create this quantum state *N* times, then, we will find the electron in state  $|0\rangle$  for  $|C_0|^2 N$  trials, and in state  $|1\rangle$  for  $|C_1|^2 N$  trials. Thus,  $|C_0|^2$  is the probability of finding the electron in state  $|0\rangle$ .

In the language of quantum mechanics, it is customary to employ a matrix notation where each state is represented by a column matrix

$$|0\rangle \equiv \begin{bmatrix} 1\\0 \end{bmatrix}; \ |1\rangle \equiv \begin{bmatrix} 0\\1 \end{bmatrix}$$
(9.47)

Using this notation, the general quantum state can be expressed as:

$$|\Psi\rangle = C_0|0\rangle + C_1|1\rangle = \begin{bmatrix} C_0\\C_1\end{bmatrix}$$
(9.48)

The quantum state,  $|\Psi\rangle$ , obeys the so-called Schroedinger Equation, which can be expressed as follows:

$$i\hbar \frac{\partial |\Psi\rangle}{\partial t} = \mathbf{H} |\Psi\rangle$$
 (9.49)

where H is the Hamiltonian. The Hamiltonian is simply another name for the energy of the system. For example, when considering the quantum mechanical description of an

electron in free space, in the absence of any fields, the energy, and therefor the Hamiltonian, is simply the kinetic energy:  $p_2/(2m)$ , where *p* is the momentum and *m* is mass of the electron.

For the electron in a magnetic field, with two energy states, as being considered here, the Hamiltonian, in the matrix form, can be expressed as:

$$\mathbf{H} = \begin{bmatrix} \mathbf{H}_{11} & \mathbf{H}_{12} \\ \mathbf{H}_{21} & \mathbf{H}_{22} \end{bmatrix}$$
(9.50)

and  $\hbar$  is the Planck's constant, h, divided by  $2\pi$ . The values of the elements of the Hamiltonian depends on the details of the system. As an example, consider a situation where, in addition to the static magnetic field in the  $\hat{z}$  direction, as shown in Fig. 9.40, we apply another oscillating magnetic field, in the  $\hat{x}$  direction:

$$B = B_0 \hat{z} + B_1 \hat{x}$$

$$B_1 = B_{10} \cos(\omega t)$$
(9.51)

The oscillation frequency,  $\omega$ , is chosen to satisfy the following condition:

$$\omega = (\mathbf{E}_1 - \mathbf{E}_2)/\hbar \tag{9.52}$$

Eq. (9.53) indicates that the characteristic energy associated with this oscillation, given by  $\hbar\omega$ , matches the energy difference between states  $|1\rangle$  and  $|0\rangle$ . Under this condition, the Hamiltonian can be expressed as:

$$\mathbf{H} = \frac{\hbar}{2} \begin{bmatrix} \mathbf{0} & \mathbf{\Omega} \\ \mathbf{\Omega} & \mathbf{0} \end{bmatrix} \tag{9.53}$$

where the parameter  $\Omega$  is called the Rabi frequency, and its value is proportional to the magnitude of the magnetic field in the  $\hat{x}$  direction:

$$\Omega = kB_{10} \tag{9.54}$$

where k is a constant, which depends on inherent properties of the electron.

The equation of motion dictated by Eq. (9.49) can now be expressed as:

$$i\hbar \begin{bmatrix} \frac{\partial C_0(t)}{\partial t} \\ \frac{\partial C_1(t)}{\partial t} \end{bmatrix} = \frac{\hbar}{2} \begin{bmatrix} 0 & \Omega \\ \Omega & 0 \end{bmatrix} \begin{bmatrix} C_0(t) \\ C_1(t) \end{bmatrix}$$
(9.55)

Consider a situation where, at *t* = 0, the electron is in state  $|0\rangle$  only:

$$C_0(0) = 1; \ C_1(0) = 0$$
 (9.56)

For this initial condition, it is easy to show that

$$\begin{split} C_{0}(t) &= \cos\left(\frac{\Omega}{2}t\right) \\ C_{1}(t) &= -i\sin\left(\frac{\Omega}{2}t\right) \end{split} \tag{9.57}$$




FIG. 9.41 Illustration of the Rabi oscillation.

Thus, the probabilities of finding the electron in states  $|0\rangle$  and  $|1\rangle$ , given by  $P_0(t) = |C_0(t)|^2$  and  $P_1(t) = |C_1(t)|^2$ , respectively, can be expressed as:

$$\begin{split} P_0(t) &= \cos^2\left(\frac{\Omega}{2}t\right) = \frac{1}{2}[1 + \cos\left(\Omega t\right)] \\ P_1(t) &= \sin^2\left(\frac{\Omega}{2}t\right) = \frac{1}{2}[1 - \cos\left(\Omega t\right)] \end{split} \tag{9.58}$$

This is illustrated in Fig. 9.41.

This behavior is known as the Rabi oscillation. Note that the sum of  $P_0(t)$  and  $P_1(t)$  is always unity.

Consider now a situation where the oscillating field in the  $\hat{x}$  direction is applied for a duration, T, and then turned off. The duration of the pulse is characterized by the parameter  $\xi = \Omega T$ . For example, if  $\xi = \pi$ , it is called a  $\pi$  pulse, and when  $\xi = \pi/2$ , it is called a  $\pi/2$  pulse. Thus, if the electron starts in state  $|0\rangle$ , then, after a  $\pi$ -pulse, it is in state  $|1\rangle$ . On the other hand, the quantum state after a  $\pi/2$  pulse is as follows

$$|\Psi\rangle_{\pi/2} = \frac{1}{\sqrt{2}} |0\rangle - i |1\rangle] \tag{9.59}$$

This means that the quantum state is in a superposition of states  $|0\rangle$  and states  $|1\rangle$ , with equal probability of being in state  $|0\rangle$  and state  $|1\rangle$ . Specifically, we now have  $C_0 = 1/\sqrt{2}$ , and  $C_1 = -i/\sqrt{2}$ , so that the probability of finding the electron in state  $|0\rangle$  is given by  $|C_0|^2 = 1/2$ , and the probability of finding it in state  $|1\rangle$  is given by  $|C_1|^2 = 1/2$ . The fact that the amplitudes (i.e.,  $C_0$  and  $C_1$ ) can be complex is an inherent feature of quantum mechanics. However, any quantity that can be measured (such as the probability of finding the electron in one state or the other) is always real.

An electron that follows the equation of motion given by Eq. (9.55) above is called a "quantum bit," or a "qubit" in short. This is the quantum mechanical counterpart of a classical bit in conventional digital logic. However, a key distinction between a classical bit and a quantum bit is now obvious: a classical bit can be in either state  $|0\rangle$  or state  $|1\rangle$ , while a quantum bit can be in a superposition of states  $|0\rangle$  and  $|1\rangle$ .

Another important and crucial aspect of quantum mechanism that underlies the power of quantum computing is the phenomenon of entanglement.<sup>71</sup> To illustrate this, consider two different electrons, A and B. Let us assume that these are placed in magnetic fields, as described above, but are kept "far" away from each other, so they do not affect each other. The quantum states of these electrons are distinct, and can be expressed as:

$$\begin{aligned} \left|\Psi\right\rangle_{A} &= \left(\alpha|0\rangle_{A} + \beta|1\rangle_{A}\right) \\ \left|\Psi\right\rangle_{B} &= \left(\gamma|0\rangle_{B} + \delta|1\rangle_{B}\right) \end{aligned} \tag{9.60}$$

where  $\alpha$ ,  $\beta$ ,  $\gamma$ , and  $\delta$  are arbitrary parameters, obeying the conditions that  $|\alpha|^2 + |\beta|^2 = 1$ and  $|\gamma|^2 + |\delta|^2 = 1$ . The combined quantum state for both particles can be expressed as:

$$\begin{aligned} |\Psi\rangle_{AB} &= |\Psi\rangle_{A} \otimes |\Psi\rangle_{B} = \left(\alpha|0\rangle_{A} + \beta|1\rangle_{A}\right) \otimes \left(\gamma|0\rangle_{B} + \delta|1\rangle_{B}\right) \\ &= \left[\alpha\gamma|0\rangle_{A}|0\rangle_{B} + \alpha\delta|0\rangle_{A}|1\rangle_{B} + \beta\gamma|1\rangle_{A}|0\rangle_{B} + \beta\delta|1\rangle_{A}|1\rangle_{B}\right] \end{aligned}$$
(9.61)

Here, the symbol  $\otimes$  indicates an outer product, as illustrated in Eq. (9.61).

The quantum state expressed in Eq. (9.61) is called an "un-entangled" state, since it can be expressed as the outer product of distinct states for electron A and electron B. However, consider now a state of the following form

$$\left|\Psi\right\rangle_{AB} = \left[\varepsilon|0\rangle_{A}|0\rangle_{B} + \eta|1\rangle_{A}|1\rangle_{B}\right]$$
(9.62)

It is easy to see that this state cannot be expressed as the outer product of distinct states for electron A and electron B. Such a state is called an "entangled" state.

To appreciate the implication of an entangled state of the form shown in Eq. (9.62), consider a situation where the two electrons are far apart, e.g., are in Chicago [A] and the other in London [B]. The quantum state,  $|0\rangle_A |0\rangle_B$ , represents a reality where both electrons are in state  $|0\rangle$ . Similarly, the quantum state  $|1\rangle_A |1\rangle_B$  represents a reality where both electrons are in state  $|1\rangle$ . Suppose now a person located in Chicago—let us call her Alice—measures the state of her electron to be in state  $|0\rangle$ . This is only possible if the joint system were in state  $|0\rangle_A |0\rangle_B$ . Thus, if the person located in London—let us call him Bob—measures the state of his electron, he will find it to be in state  $|0\rangle$  as well.

To see how to produce an entangled state, recall first the concept of logic gate operations in the world of conventional digital logic. For example, the NOT operation converts a 0 to 1 and vice versa. Similar logic gate operations can be constructed for quantum bits. Of particular importance for quantum logic is the so called controlled-NOT gate, which is also called CNOT gate. To see how it works, consider a situation where you have two qubits, A and B. Let us assume that, before the CNOT operation, the quantum states of the two particles are as follows:

$$\begin{split} |\Psi\rangle_{A} &= \alpha |0\rangle_{A} + \beta |1\rangle_{A} \\ |\Psi\rangle_{B} &= |0\rangle_{B} \end{split} \tag{9.63}$$

<sup>&</sup>lt;sup>71</sup>Entangled particles behave together as a system in ways that cannot be explained using classical logic.

so that the combined state (which is un-entangled at this point) can be expressed as

$$|\Psi\rangle_{AB} = |\Psi\rangle_{A} \otimes |\Psi\rangle_{B} = \left[\alpha|0\rangle_{A}|0\rangle_{B} + \beta|1\rangle_{A}|0\rangle_{B}\right]$$
(9.64)

We now apply the *CNOT*{*A*, *B*} gate operation which flips the state of B from  $|0\rangle$  to  $|1\rangle$  or  $|1\rangle$  to  $|0\rangle$  only if the state of A is  $|1\rangle$ . Thus

(Note, the state of A is a superposition of  $|0\rangle$  and  $|1\rangle$ , as indicated by the first line of Eq. 9.63)

$$CNOT\{A, B\} \to |\Psi\rangle_{AB} \Rightarrow \left|\widetilde{\Psi}\right\rangle_{AB} = \left[\alpha|0\rangle_{A}|0\rangle_{B} + \beta|1\rangle_{A}|1\rangle_{B}\right]$$
(9.65)

that is, application of the *CNOT*{*A*, *B*} operation on the un-entangled state  $|\Psi\rangle_{AB}$  produces the entangled state  $|\widetilde{\Psi}\rangle_{AB}$ . It is not difficult to understand how to realize a CNOT gate. Consider a situation where

It is not difficult to understand how to realize a CNOT gate. Consider a situation where the two electrons, A and B, are "close" to each other, in the presence of a constant magnetic field in the  $\hat{z}$ -direction:  $\vec{B} = B_0 \hat{z}$  where  $B_0$  is produced by an external system. Now, in addition to this field, electron B will see the additional magnetic field produced by electron A (Recall that the electron is spinning, either in the clockwise or the counter-clockwise direction, and a spinning electron acts as a magnet, producing a magnetic field). Thus when electron A is in state  $|0\rangle$ , it produces an additional component of the magnetic field, at the location of electron B, which reduces the net magnetic field seen by B. Similarly, when A is in state  $|1\rangle$ , the net magnetic field seen by B is higher. This is illustrated in Fig. 9.42:

Recall also that the energy difference  $(E_1 - E_0)$ , for an electron is proportional to the field in the  $\hat{z}$ -direction. Thus, for  $B_1$ ,  $(E_1 - E_0)$  is lower when A is in state  $|0\rangle$  and higher when A is in state  $|1\rangle$ . Recall also that a Rabi oscillation between states  $|0\rangle$  and  $|1\rangle$  takes place only when we apply a transverse oscillating magnetic field in the  $\hat{x}$  - direction, at a




FIG. 9.42 Effect of the state of A on the magnetic field seen by B.

frequency  $\omega$  so that  $\hbar \omega = (E_1 - E_0)$ . Thus if we apply an oscillating magnetic field with a frequency  $\omega = (E_1 - E_0)/\hbar$  corresponding to the field  $B_{0+}$  (as defined in Fig. 9.42), the Rabi oscillation will occur for B only if A is in state  $|1\rangle$ , and the state of B will remain unaffected if A is in state  $|0\rangle$ . If we choose the duration of the Rabi oscillation to be a  $\pi$ -pulse, the application of this oscillating field will realize a *CNOT*{*A*, *B*} gate.

We recall that the NAND gate is the universal logic gate for conventional digital logic. Similarly it can be shown that a universal quantum computer can be realized, for a system with N qubits if we can perform the following operations:

- 1. Single Qubit Operation: The ability to produce Rabi oscillation between  $|0\rangle$  and  $|1\rangle$  for each qubit (SQO)
- **2.** General Two-Qubit Operation: The ability to carry out a CNOT operation among any two qubits (CNOT).

This is illustrated schematically in Fig. 9.43. Here, we have shown N quantum bits, placed in a linear array. The arrows labeled as SQOs represent the fact that it is possible to perform single qubit operations on each qubit, without affecting the quantum state of any other qubit. The arrows labeled as  $CNOT\{i, j\}$  represent the fact that it is possible to carry out a Controlled-NOT gate operation between the i-th qubit and the j-th qubit.

In practice it can be shown that if we are able to carry out a CNOT operation between two neighboring qubits, many such CNOT operations can be cascaded to realize a CNOT operation between any two qubits. As such, a simpler quantum computer can be implemented in the manner shown in Fig. 9.44. Here, the CNOT gate operations can be carried out between nearest neighbor quantum bits only.




FIG. 9.43 A universal quantum computer.




FIG. 9.44 A simplified quantum computer.

Recall that, in conventional digital logic, a register with N bits can store one of  $2^N$  numbers, ranging in values from 0 to  $(2^N - 1)$ . For example, for N = 3, these numbers are

 $\begin{array}{l} 0 = 0 \ 0 \ 0 \\ 1 = 0 \ 0 \ 1 \\ 2 = 0 \ 1 \ 0 \\ 3 = 0 \ 1 \ 1 \\ 4 = 1 \ 0 \ 0 \\ 5 = 1 \ 0 \ 1 \\ 6 = 1 \ 1 \ 0 \\ 7 = 1 \ 1 \ 1 \end{array} \tag{9.66}$ 

We now note that the individual quantum states of an N-qubit quantum computer can be expressed in a similar fashion:

$$\begin{split} |\varphi\rangle_{0} &\equiv |0\rangle_{1}|0\rangle_{2}|0\rangle_{3}.....|0\rangle_{N} \\ |\varphi\rangle_{1} &\equiv |0\rangle_{1}|0\rangle_{2}|0\rangle_{3}.....|1\rangle_{N} \\ |\varphi\rangle_{2} &\equiv |0\rangle_{1}|0\rangle_{2}|0\rangle_{3}...|1\rangle_{N-1}|0\rangle_{N} \\ \vdots \\ |\varphi\rangle_{2N} &\equiv |1\rangle_{1}|1\rangle_{2}|1\rangle_{3}.....|1\rangle_{N} \end{split}$$

$$(9.67)$$

Using these individual states, we can write the general quantum state of an N-bit quantum computer as:

$$|\Psi\rangle = \sum_{j=0}^{2^N-1} c_j |\varphi\rangle_j \tag{9.68}$$

with the constraint that

$$\sum_{j=0}^{2^{N}-1} \left| c_{j} \right|^{2} = 1 \tag{9.69}$$

The equation of motion for the general quantum state in Eq. (9.68) can be written as:

$$i\hbar \frac{\partial |\Psi\rangle}{\partial t} = H |\Psi\rangle$$
 (9.70)

Just as before, we can represent each individual quantum state as a column matrix  $(1 \times 2^N \text{ column})$ 

$$|\phi\rangle_{0} = \begin{bmatrix} 1\\0\\0\\\vdots\\0 \end{bmatrix}; \ |\phi\rangle_{1} = \begin{bmatrix} 0\\1\\0\\\vdots\\0 \end{bmatrix}; \ \dots \ |\phi\rangle_{2^{N}-1} = \begin{bmatrix} 0\\0\\0\\\vdots\\1 \end{bmatrix}$$

so that the complete state for the quantum computer can be expressed as:

$$|\Psi
angle = egin{bmatrix} c_0 \ c_1 \ c_2 \ dots \ c_{2^N-1} \end{bmatrix}$$

Similarly, the Hamiltonian, H, which represents the single qubit operation and the CNOT gates, can, in general, be represented by a square matrix with  $2^N$  rows and  $2^N$  columns.

H =	H <sub>0,0</sub>	$H_{0,1}$	H <sub>0,2</sub>	 $H_{0,2^{N}-1}$
	H <sub>1,0</sub>			
	H <sub>2,0</sub>			
	:			
	$H_{2^{N}-1}$			$H_{2^{N-1,2^{N}-1}}$

A system that realizes all the elements of the Hamiltonian (some of which can have 0 values) in a controllable manner is called a quantum computer.

For practical reasons, it is very difficult to make a quantum computer with a large number of qubits, So far, the maximum number of qubits that have been realized in a quantum computer is  $\sim$ 15. Hopefully, in the not-to-distant future, it will be possible to realize quantum computers with a very large number of qubits.

In the introduction to this chapter, it was mentioned that the most important application of a quantum computer is the factoring of a large number that is the product of two prime numbers (e.g.,  $15 = 3 \times 5$ ). It is natural to expect that an example of such a factoring process using a quantum computer would be presented here. However, it turns out that this process is quite elaborate and complicated. First, it requires the exposition of some theorems in number theory. Second, it requires a discussion of how Fourier Transforms can be done with a quantum computer. Third, the result is probabilistic, and multiple trials are needed to get the answers. A reader interested in learning about the exact steps can read, for example, the excellent review article by Ekert and Jozsa ("Quantum computation and Shor's factoring algorithm," Artur Ekert and Richard Jozsa, Review of Modern Physics, Reviews of Modern Physics, Vol. 68, No. 3, July 1996, pp. 733–753) which can be found at https://journals.aps.org/rmp/pdf/10.1103/RevModPhys.68.733.

#### Example 9.27

Consider the expression shown in Eq. (9.55). For  $C_0(0) = 0$  and  $C_1(0) = 1$ , find the solution for  $C_0(t)$  and  $C_1(t)$ .

Solution

$$\frac{dC_0(t)}{dt} = -i\frac{\Omega}{2}C_1(t); \quad \frac{dC_1(t)}{dt} = -i\frac{\Omega}{2}C_0(t) \quad \Rightarrow \quad \frac{d^2C_1(t)}{dt^2} = -\frac{\Omega^2}{4}C_1(t)$$

The general solution of this equation is:

$$C_1(t) = A\cos\left(\frac{\Omega}{2}t\right) + B\sin\left(\frac{\Omega}{2}t\right)$$

We then have:

$$C_0(t) = i\frac{2}{\Omega}\frac{dC_1(t)}{dt} = i\frac{2}{\Omega}\left[-\frac{\Omega}{2}A\sin\left(\frac{\Omega}{2}t\right) + \frac{\Omega}{2}B\cos\left(\frac{\Omega}{2}t\right)\right]$$

We know:

$$C_0(0) = 0 \rightarrow B = 0$$
$$C_1(0) = 1 \rightarrow A = 1$$

We thus get:

$$\begin{aligned} C_1(t) &= \cos\left(\frac{\Omega}{2}t\right) \\ C_0(t) &= -i\sin\left(\frac{\Omega}{2}t\right) \end{aligned}$$

Exam	ple	9.2	8
Exam	pie	9	.z

Consider the following quantum states. Determine the values of the unspecified parameter 'N' for each state:

- (i)  $|\Psi\rangle = \frac{1}{\sqrt{N}} (2|0\rangle + 3|1\rangle)$
- (ii)  $|\Psi\rangle = \frac{1}{\sqrt{N}} \left(\frac{1}{2} |0\rangle + \frac{1}{3} |1\rangle\right)$
- (iii)  $|\Psi\rangle = \frac{1}{\sqrt{50}} \left( N |0\rangle + 7 |1\rangle \right)$
- (iv)  $|\Psi\rangle = \frac{1}{\sqrt{N}} (-3i|0\rangle + 4|1\rangle)$

#### Solutions

In general,  $|\Psi\rangle = C_0 |0\rangle + C_1 |1\rangle$ , with the condition that  $|C_0|^2 + |C_1|^2 = 1$ . Using this rule, we get

(i)  $\frac{1}{N}(4+9) = 1 \rightarrow N = 13$ (ii)  $\frac{1}{N}(\frac{1}{4}+\frac{1}{9}) = 1 \rightarrow N = \frac{13}{36}$ (iii)  $\frac{1}{50}(|N|^2+49) = 1 \rightarrow N = e^{i\phi}$  for any value of  $\phi$ . For example, if  $\phi = 0$ , then N = 1; if  $\phi = \pi$ , then N = -1; if  $\phi = \frac{\pi}{2}$ , then N = 2; and so on. In all cases,  $|N|^2 = 1$ . (iv)  $\frac{1}{N}(9+16) = 1 \rightarrow N = 25$ 

# Example 9.29

Determine the resulting state when *CNOT*{*A*, *B*} is applied to the following states:

(i)  $|\Psi\rangle = \left[\frac{3}{5}|0\rangle_A|0\rangle_B + \frac{4}{5}|1\rangle_A|1\rangle_B\right]$ (ii)  $|\Psi\rangle = \left[\frac{1}{\sqrt{2}}|1\rangle_A|0\rangle_B + \frac{i}{\sqrt{2}}|1\rangle_A|1\rangle_B\right]$ 

Solution

(i)  $CNOT\{A, B\} |\Psi\rangle = \left[\frac{3}{5} |0\rangle_A |0\rangle_B + \frac{4}{5} |1\rangle_A |0\rangle_B\right]$ 

(ii) 
$$CNOT\{A, B\} |\Psi\rangle = \left[\frac{1}{\sqrt{2}} |1\rangle_A |1\rangle_B + \frac{i}{\sqrt{2}} |1\rangle_A |0\rangle_B\right]$$

# 9.9 Summary

In this concluding chapter we have pulled together concepts in digital electronics and fundamental concepts in information and communication theory and showed that these seemingly diverse concepts have led to a new form of communicating, embodied by the Internet. Underlying these notions is the trend toward communication that is completely digital. We showed that information can be quantified in terms of bits, that the flow of information can be expressed as a rate in bits per second (bps), and that analog messages can be changed to digital ones by using the principles of the sampling theorem. Bandwidth and channel capacity of a transmission link or trunk were explored, and we found that bandwidth can be traded for noise in a transmission system.

As popular as AM and FM are for analog transmission, so is *pulse code modulation* (PCM) for digital signaling. PCM uses discrete time samples of the analog signal, but instead of simply transmitting the amplitudes of the discrete analog samples at discrete times, it first quantizes each amplitude of the sampled analog signal into a number of discrete levels. A binary code is then used to designate each level at each sample time. Finally, the binary code is transmitted as a sequence of on–off pulses.

The fact that several pulses are needed to code each sample increases the bandwidth. Suppose that the effective analog signal bandwidth is *W*; then a minimum bandwidth *B* required to transmit a series of pulses that are sufficiently short so that *n* of them will fit into a sampling period, in accordance with Eq. (9.20), is given by  $B = Wn = W \log_2 S$ , where *S* is the number of quantizing levels. Thus the bandwidth is increased by the number *n* of bits used in the binary code. The advantage of binary PCM is that a decision between two states (in a received signal) is easier and therefore less prone to error than one between several levels. For this reason, binary PCM is commonly used.

PCM allows repeated noise-free regeneration of the original digital signal, which implies that a digital signal can be sent over large distances without deterioration. The technique of multiplexing, workable only for digital signals, permits many digital signals originating from diverse sources such as voice, video, or data to be sent at the same time over a single transmission cable, which is a very efficient way of sending messages and has no counterpart in analog signaling.

Access to the Internet over standard telephone lines using modems, even at the 56 kbps speed, can be painfully slow. A technique to allow digital signals to be carried on analog telephone lines with a bandwidth much larger than the original 4 kHz for which they were originally designed is ISDN, which even in its most basic form can carry digital signals at a rate of 128 kbps. The ever-increasing data rates required by the continuing technological revolution has led to the introduction of broadband ISDN or B-ISDN, with data rates in the gigabit per second (Gbps) range to be transmitted over fiberoptic and coaxial cables. B-ISDN is based on the asynchronous transfer mode (ATM), which is a connectionoriented, high-speed, packet-switched digital communication process that can convey many different types of information, including real-time audio and video, which ordinary packet switching could not handle before ATM because packets can be delayed in transit while waiting for access to a link, and this would corrupt the received audio or video signal. Packet switching is ideal for file transfer in connectionless communication with large packets, while real-time voice and video communication work best with a connectionoriented scheme and small packets. The design of ATM is such that it can handle both of these tasks as it is designed to prioritize different transmissions and thus can guarantee voice and video and an acceptably small time delay. It was originally designed for a speed of 156 Mbps over fiberoptic cables, but now the speed is in the gigabit range, which is desirable for use on the Internet. Even though it is an attractive technology, but because of its cost, complexity and the overwhelming use of the connectionless TCP/IP as the protocol for the Internet, it is currently being phased out by many providers.

Office machines connected together in a single room or building form a local area network which is usually governed by Ethernet or by Token Ring protocols. Ethernet is a standard interconnection method with a basic data rate of 10 Mbps over a cable or bus. It is a bus because all connected hosts share it and all receive every transmission. A host interface (an Ethernet card) on each computer chooses packets the host should receive and filters out all others. The Internet was initially created as a communications network to link university, government, and military researchers. It is a network connecting many computer networks and based on a common addressing system and communications protocol called TCP/ IP. A message is transmitted through this network, which sends it by any of a seemingly infinite number of routes to the organization through which the receiver has access to the Internet. It is a connectionless, packet-switched technology originally designed for "bursty" data such as email and file transfer, but TCP/IP has undergone intense research and the "best effort" of the latest TCP/IP protocols can deliver streaming media with excellent results. The primary uses of the Internet are electronic mail (email), file transfer (ftp), remote computer access (telnet), bulletin boards, business applications, and newsgroups. The World Wide Web is the leading information retrieval service of the Internet. Browser software such as Netscape Navigator and Internet Explorer, Edge, Chrome allows users to view retrieved documents and Web pages from the Internet.

The chapter concludes with an introduction to rapidly developing systems such as 8K television, artificial intelligence and quantum computers. These technologies will have a profound impact on society. The clarity of television systems continues to improve as screen sizes become ever larger. Artificial intelligence and machine learning (training a computer as opposed to simply programming it) are rapidly evolving techniques which are already influencing automation and manufacturing as well as decisions and judgements in business, marketing, military and government. Quantum computers potential is its ability in factoring of large numbers that are the product of two prime numbers, which would have a significant influence on encryption and digital communication.

# Problems

- **1.** After asking what sex the newborn baby is, you are told, "It's a boy." How much information did you receive? *Ans*: 1 bit.
- **2.** You are told that you are on square 51 of a numbered 64-square checkerboard. How much information did you receive?
- **3.** A 64-square checkerboard is used as display board. Each square can be either lit or dark. What is the information content of such a display? *Ans*: 64 bits per display.
- 4. A computer uses 32 bits for addressing. How many addresses can be stored?
- A computer needs to address 2000 locations. What is the minimum number of bits that are needed?
   *Ans*: 11 bits.
- 6. What is the resolution available with 12-bit sound?
- If the sound intensity level changes by a 100:1 ratio, what is the dynamic range in dB of the sound? *Ans*: 20 dB.

- **8.** If a TV set is to have a horizontal resolution of 600 lines (or 600 pixels), that is, be able to display 600 alternating dark and light spots along a single horizontal line, what is the
  - (a) information in bits per pixel if each pixel can have nine gradations of light intensity?
  - (b) information in bits per line?
  - (c) bandwidth that the TV circuitry must have?
- **9.** What is the information rate of a light display with four on–off lights which can change once a second? *Ans*: 4 bps.
- **10.** What is the information rate of HDTV (high-definition television) if each pixel has 16 brightness levels with 700 lines of horizontal resolution, it has 1200 lines per frame, and it refreshes at 30 frames per second?
- **11.** The term *baud* gives the signaling rate in symbols per second. For binary systems signaling rate in bauds is equivalent to data rate in bits per second because in a binary system the signaling element takes on one of two different amplitudes: either a one or a zero can be encoded, according to the amplitude value. Suppose each signaling element takes on one of four amplitudes. Each amplitude then corresponds to a specific 2-bit pair (00, 01, 10, 11). In this 2-bit case, bit rate =  $2 \cdot$  baud rate. Find the data rate in bps (bits per second) for a digital system using 16 different signaling states and transmitting at 1200 baud. *Ans*: 4800 bps.
- **12.** The highest frequency in a telemetry signal representing the rudder position of a ship is 2 Hz. What is the shortest time for the rudder to change to a distinctly new position? *Hint:* refer to Fig. 9.3a, which shows that a signal change from a min to a max takes place in a time of a half-cosine.
- **13.** What is the approximate bandwidth of speech if the highest frequency in speech is 3 kHz?

Ans: 3 kHz.

- **14.** What is the exact bandwidth of speech if the highest frequency in speech is 3 kHz and the lowest is 100 Hz?
- **15.** If a piece of music in which the highest frequency is 10 kHz is to be converted to digital form, what is the minimum sampling frequency?
- **16.** If an amplifier which has a bandwidth of 100 kHz can amplify 10 s pulses satisfactorily, what bandwidth is needed if the pulses are shortened to 5 s? *Ans*: 200 kHz.
- **17.** What is the frequency content of a DC signal, of a sinusoid of frequency 1 MHz, and of an extremely short pulse?
- **18.** When converting an analog signal to digital form, explain why the analog signal must first be passed through a low-pass filter which has a cutoff frequency that is half of the sampling frequency.
- **19.** Explain aliasing.




FIG. 9.45

- **20.** Aliasing is a major source of distortion in the reconstruction of signals from their samples. Give two ways to avoid aliasing. *Hint:* one relates to the speed of sampling, and the other to filtering.
- **21.** What is oversampling?
- **22.** Assume the highest frequency present in a speech signal is 3.5 kHz. If this signal is to be oversampled by a factor of 2, find the minimum sampling frequency. *Ans*: 14 kHz.
- **23.** A time-domain signal v(t) has the spectrum V(f) shown in Fig. 9.45 with  $f_h = 25$  kHz and W = 10 kHz. Sketch  $V_s(f)$  for sampling frequencies  $f_s = 60$  kHz and 45 kHz and comment in each case on the reconstruction of v(t) from  $v_s(t)$ .
- 24. What is the maximum number of levels that can be encoded by using 10 bits?
- **25.** It is desired to digitize a speech signal by sampling and quantizing the continuous time signal. Assume the highest frequency present is 4 kHz and quantization to 256 levels (8 bits) is adequate. Find the number of bits required to store 2 min of speech. *Ans*:  $7.68 \cdot 10^6$  or 7,680,000.
- **26.** In pulse amplitude modulation (PAM) where an analog signal is sampled and represented by varying-height pulses, a minimum bandwidth on the order of 1/(2T) is required (see Eq. 9.20) to transmit a pulse train. In pulse code modulation (PCM) the varying amplitude of each pulse is further represented by a code consisting of several pulses (the amplitude of these pulses is constant in binary coding which uses simple on–off pulses). This increases the required bandwidth in proportion to the number of pulses in the code. For example, if 8 quantizing levels are used in a binary PCM system, 3 pulse positions (that is, 3 bits) are used, and thus the PCM signal requires 3 times more bandwidth than if 1 pulse were transmitted (the reason is that 3 pulses are now sent in the same time that it took to send 1 pulse). Similarly, the bandwidth is increased by a factor of 4 for 16 levels in a binary system. Extending this to a binary system with *n* quantization levels, we see that the required bandwidth is increased by a factor of at least  $\log_2 n$ .
  - (a) In binary PCM coding, find the increase of the transmission bandwidth if 4, 64, and 256 quantization levels are used.

Ans: 2, 6, 8.

**(b)** Find the increase in bandwidth required for transmission of a PCM signal that has been quantized to 64 levels if each pulse is allowed to take on the following number of levels: 2, 3, and *y*.

*Ans*: 6, 4(3.79), and log<sub>*v*</sub> 64.

- **27.** A message has a bandwidth of 4 kHz. If the signal is to be sampled for PCM,
  - (a) what is the minimum sampling frequency to avoid aliasing?
  - (b) what is the required sampling frequency if there is to be a guard band of 2.5 kHz?
- **28.** The highest frequency component of high-fidelity sound is 20 kHz. If 16 bits are used to encode the quantized signal, what bandwidth is needed as a minimum for the digital signal?

Ans: 320 kHz.

- **29.** A music signal needs to be digitized by sampling and quantizing the continuous time signal. Assume the highest frequency present is 10 kHz and quantization by 8 bits is adequate. Find the number of bits required to store 3 min of music.
- **30.** High-fidelity audio has a maximum frequency of 22 kHz. If 20 bits are used to encode the quantized signal, what bandwidth is needed as a minimum for the digital signal?
- 31. The maximum frequency of a television signal is 4 MHz.(a) What is the minimum sampling rate for this signal?(b) If 10 bits are used to encode the sampled signal, what is the final bit rate?
- **32.** Determine the number of quantizing levels that can be used if the number of bits in a binary code is 6, 16, and *y*. *Ans*: 64, 65, 536, 2<sup>*y*</sup>.
  - Ans:  $64, 65, 536, 2^{\prime}$ .
- **33.** When digitizing an analog signal,
  - (a) how are guard bands introduced?
  - (b) what is the purpose of guard bands?
- **34.** The maximum frequency in an analog signal is 4 kHz. After sampling, the signal is to be reconstructed by passing the samples through a single-section, low-pass RC filter of the type shown in Fig. 9.7b.
  - (a) Specify the appropriate sampling rate and the filter bandwidth *B*.
  - **(b)** Relate the sampling rate and filter bandwidth to the distortion of the reconstructed signal.
- **35.** An altitude meter converts altitude to an analog electrical signal. A specific meter has a time constant of 2 s.
  - (a) Find the signal bandwidth that can be associated with such a meter.
  - (b) If the analog signal is to be converted to a digital signal by sampling, how frequently must the meter output be sampled?*Ans*: 0.08, 0.16.

Ans: 0.08, 0.16. The video bandwidth of a TV

- **36.** The video bandwidth of a TV channel is given as 4.2 MHz. Using Eq. (9.17), verify that the calculated horizontal resolution for a TV set is 449 lines.
- **37.** Given the number of horizontal raster lines per frame and the number of frames per second in the NTSC standard, calculate the time in seconds allowed for the electron beam to trace one horizontal scanning line. *Ans*: 63.5 μs/line.
- **38.** What is the horizontal line frequency of a typical TV set? (The horizontal section of the circuitry in a TV set which produces an electrical sawtooth signal that is used to sweep the electron beam from side to side must therefore operate at this frequency.)

- **39.** If there are 16 shades of gray per pixel, 500 pixels per line, 525 lines per frame, and 30 frames per second in a TV set, calculate the maximum number of pixels per frame and calculate the maximum information rate in Mbits per second in the TV display. *Ans*: 262,500; 31 Mbps.
- **40.** What is the highest frequency present in a signal if a measurement of the shortest half-cosine rise time in that signal is found to be 0.1 s?
- **41.** What is the bandwidth of a 5 V, 0.2 s pulse? Assume its shape approximates that of a square pulse.

Ans: 5 MHz.

**42.** (a) If a single 5 V, 0.2 s pulse or a series of such pulses (like a square wave) is to be transmitted, what must the transmission bandwidth be for recognition of the pulses at the output of the transmission system?

Ans: 2.5 MHz.

(b) What is the minimum bandwidth required to transmit a pulse train with pulse length of 1 ns?

- **43.** Explain the difference in the bandwidth of Problems 41 and 42(a).
- **44.** Find the minimum channel bandwidth required for pulse detection and resolution of a sequence of 10 s pulses which are randomly spaced. The spacing between pulses varies between 4 and 15 s.
- **45.** Determine the bandwidth required for a data rate of 10 Mbps. Assume simple pulses, equally spaced, such as in the square wave shown in Fig. 9.12, to represent the information bits.

Ans: 5 MHz.

**46.** A 300  $\Omega$  transmission line is connected directly to the 50  $\Omega$  input of a television set. Find the percentage of power traveling on the transmission line that is available to the TV set.

Ans: 49%.

- **47.** Assume that an infinitely long  $300 \Omega$  transmission line is suddenly connected to a 6 V battery. Calculate the power drain on the battery.
- **48.** A mismatched transmission line is a line that is terminated in a load impedance that is different from the characteristic impedance of the transmission line.
  - (a) Find the reflection coefficient of a matched line.
  - **(b)** Find the reflection coefficient of a shorted line.
  - (c) Find the reflection coefficient of an open-circuited line.
  - (d) Find the reflection coefficient of a line in which the load absorbs half the power that is incident on the load.
  - (e) Find the load impedance for the case of (d).

*Ans*: 0, -1, 1, ±0.707,  $Z_L = Z_o \cdot 5.83 \Omega$  or  $Z_o \cdot 0.17 \Omega$ .

- **49.** A 100 m-long RG 58 coax cable is terminated with 150  $\Omega$  impedance.
  - (a) Find the reflection coefficient.
  - **(b)** If a very short, 10 V pulse is launched at the input, calculate the time it will take for the pulse to return to the input and voltage be.

- **50.** Using Fig. 9.14, estimate the factor by which the bandwidth of a fiberoptic cable is larger than that of a twisted-wire copper cable. *Ans*:  $5 \cdot 10^4$ .
- **51.** Define pulse dispersion.
- **52.** An antenna dish needs to concentrate 5 GHz electromagnetic energy into a circle of 1 km in diameter at a distance of 500 km. Find the diameter of the dish. *Ans*: 73 m.
- **53.** A cellular network has 200 antennae. If a switch to PCS (personal communication service) is to be made, how many more antennae would be needed?
- **54.** If a signal-to-noise ratio is given as 20 dB, what is the voltage ratio? *Ans*: 10-to-l.
- **55.** A speech signal has a bandwidth of 3 kHz and an rms voltage of 1 V. This signal exists in background noise which has a level of 5 mV rms. Determine the signal-to-noise ratio and the information rate of the digitized signal.
- 56. Determine the channel capacity needed for transmission of the digitized signal of the previous problem.

Ans: 48 kbps.

**57.** If stereo music requires a bandwidth of 16 kHz per channel and 8 bits of PCM accuracy, how many channels of a T-1 carrier system would be required to transmit this information?

Ans: 8.

- **58.** If 56 dB of digitization noise is acceptable in a system, determine the maximum number of bits that can be used in this system when encoding an analog signal.
- **59.** In the design of a PCM system, an analog signal for which the highest frequency is 10 kHz is to be digitized and encoded with 6 bits. Determine the rate of the resulting bit stream and the signal-to-noise ratio. *Ans*: 120 kbps, 36 dB.
- **60.** A PCM system uses a quantizer followed by a 7-bit binary encoder. The bit rate of the system is 60 Mbps. What is the maximum message bandwidth for which the system operates satisfactorily?
- **61.** How many megabytes does a 70-min, stereo music compact disc store if the maximum signal frequency is 20 kHz and the signal-to-noise ratio is 96 dB? *Ans*: 672 MB.
- **62.** In a binary PCM transmission of a video signal with a sampling rate of  $f_s = 10$  MHz, calculate the signaling rate needed for a SNR  $\approx 50$  dB.
- **63.** Frequency-division multiplexing, as shown in Fig. 9.19, is used to separate messages in the frequency domain and assign a distinct frequency slot to each message. Four messages, each with a bandwidth *B* of 4 kHz, are to be multiplexed by amplitude modulation (AM). For proper demultiplexing a guard band of 3 kHz is needed.
  - (a) If a low-pass filter with steeper cutoff characteristics could be used in demultiplexing, would the guard band have to be smaller or larger?

- (b) Determine the lowest carrier frequencies  $f_{c1}$ ,  $f_{c2}$ ,  $f_{c3}$ , and  $f_{c4}$  to accomplish frequency-division multiplexing.
- (c) Determine the highest frequency component that the transmission system must be capable of propagating.
- Ans: (a) smaller; (b) 0, 11 kHz, 22 kHz, 33 kHz; (c) 37 kHz.
- **64.** Ten digital signals are to be time-division multiplexed and transmitted over a single channel. What must the capacity of the channel be if each signal is sampled at 10 kHz and encoded with 10 bits?
- **65.** Common telephone systems have a bandwidth of 3 kHz and a signal-to-noise ratio of 48 dB. Determine the Shannon capacity of such a system. *Ans*: 48 kbps.
- **66.** In PCM the sampled value is quantized and the quantized value transmitted as a series of numbers. If, for example, there are 50 such levels, quantizing will produce a set of integers between 0 and 49. If a particular message sample has a quantized level of 22, what number string would be transmitted if the numbers are coded into binary pulse strings?

Ans: 010110.

- **67.** What is the sampling frequency for a telephone signal that has a message bandwidth of 3 kHz if there is to be a guard band of 2 kHz?
- 68. Twenty-five input signals, each band-limited to 3 kHz, are each sampled at an 8 kHz rate and then time-multiplexed. Calculate the minimum bandwidth required to transmit this multiplexed signal in the presence of noise if the pulse modulation is (a) PAM (pulse amplitude modulation).

**(b)** binary PCM (pulse code modulation) with a required level resolution of 0.5%. *Ans*: (a) 100 kHz; (b) 800 kHz.

- **69.** The T-1 telephone system multiplexes together 24 voice channels. Each voice channel is 4 kHz in bandwidth and is sampled every 1/8000 of a second, or every 125  $\mu$ s. If the 24 channels are to share the system by time-division multiplexing,
  - (a) what is the minimum system bandwidth if the voice signal is sampled for PAM?
  - **(b)** what is the minimum system bandwidth if the voice signal is sampled for 8-bit binary PCM?
- **70.** Given a channel with channel noise of 48 dB which carries a digitized signal with 64 levels (quantization intervals)
  - (a) what is the quantization noise of the signal?
  - (b) in this channel is the channel noise or the digitization noise larger?
- **71.** How many 20 kHz channels can exist in a frequency range (bandwidth) of 100 kHz. Compare this to how many 20 kHz channels can exist in a frequency range of 100 MHz.
- 72. Given 5 kHz channel, what must the channel S/N be to transmit a 40 kbps signal?
- **73.** Given a 4 kHz channel which carries speech bandlimited to 4 kHz. What is the spectral efficiency of such a transmission if each speech sample is divided into 128 steps?

- 74. What is the spectral efficiency of System (a) and System (b) in Example 9.16?
- **75.** Suppose that an encoder sends a sequence of states encoded as in Fig. 9.22 and the decode receives the following sequence: 100011. Determine the original sequence of state that were sent.
- **76.** Suppose that a traffic light can be in one of three states: green, yellow, red. It is in the green state <sup>1</sup>/<sub>2</sub> the time, in the yellow state <sup>1</sup>/<sub>4</sub> of the time and in the red state <sup>1</sup>/<sub>4</sub> of the time. Determine the entropy of the light.
- **77.** CD quality audio has a bit rate of 1411 kbps. Suppose that MP3 is used to compress this audio signal to 25% of its original size, what is the resulting bit rate?
- **78.** When video is compressed to a given bit-rate, the resulting quality depends in part on the content. Consider compressing a talk show interview or a sporting event. Which do you think would have the better quality? Explain.
- **79.** Given a quadrature multiplexed signal as in (9.40). Use trigonometric identities to determine result of multiplying this signal by  $2 \sin \omega_c t$ .
- **80.** In a 256-QAM constellation, how many bits of information are sent in each symbol? If the system can send 10 8 symbols per second, what it the resulting bit-rate?

#### AI Problems

- **81.** Consider the network pictured in Fig. 9.39. Assume the weight  $w_0 = -2$  for all three neurons, and the other weights are indicated by the labels on the edges. For the four combinations of binary inputs for  $x_1$ ,  $x_2 \in \{0, 1\}$ , what does the function return? Assume the neurons use a logistic sigmoid as the activation function. If we rounded the output  $h(\mathbf{x})$  to the nearest integer, what is the name of the Boolean function of  $x_1$  and  $x_2$  computed by the network?
- **82.** Say the example patient in Fig. 9.36 *had* received a flu vaccine, so that the "Vaccine" attribute had value 1 instead of 0. Assuming the other attributes of the patient stayed exactly the same, how would setting Vaccine = 1 change the value of *z*, and what would be the new output of the model?
- **83.** (\*). Is it possible to define a single-neuron model that takes two inputs and computes the same function as the neural network in Problem 9.81? If so, give the weights of the single-neuron model. If not, explain why not.
- **84.** (\*). Consider a single-neuron network using the cross-entropy loss function. For a single example  $(\mathbf{x}, y)$  compute the gradient in order to express mathematically the weight update  $\mathbf{w}_{new}$  in terms of  $\eta$ ,  $\mathbf{x}$ , y and  $\mathbf{w}_{old}$ .
- **85.** (\*). For neural networks to learn complex functions, it is necessary that the activation function  $\sigma$  is non-linear. Consider an alternative, in which  $\sigma$  is the linear identity transformation  $\sigma(x) = x$ . Even with multiple layers, what limited class of functions is a neural network with this activation function restricted to learning?
  - (\*) means a more difficult problem.

Quant. Comp. Problems

- **86.** Consider the expressions shown in Eq. (9.55). Find the solution for  $C_1(t)$  and  $C_2(t)$  if the initial conditions are:  $C_1(0) = a$ ;  $C_2(0) = b$ .
  - (i) If |a| = 0.3, what is |b|?
  - (ii) For the result found in part (i), show that  $|e_1(t)|^2 + |e_2(t)|^2 = 1$ .
- **87.** If  $|\Psi\rangle_A = (\alpha |0\rangle_A + \beta |1\rangle_A$  and  $|\Psi\rangle_B = (\gamma |0\rangle_B + \delta |1\rangle_B)$ , then the combined un-entangled state is given by

$$|\Psi\rangle_{AB} = \left[\alpha\gamma|0\rangle_{A}|0\rangle_{B} + \alpha\delta|0\rangle_{A}|1\rangle_{B} + \beta\gamma|1\rangle_{A}|0\rangle_{B} + \beta\delta|1\rangle_{A}|1\rangle_{B}\right]$$

as shown in Eq. (9.61). Thus, if we have a combined state

$$|\Psi\rangle = a|0\rangle_A|0\rangle_B + b|0\rangle_A|1\rangle_B + c|1\rangle_A|0\rangle_B + d|1\rangle_A|1\rangle_B$$

then, it is an un-entangled state only if we can find solution for  $\alpha$ ,  $\beta$ ,  $\gamma$ , and  $\delta$  by solving the following equations:

$$\alpha \gamma = a; \alpha \delta = b; \beta \gamma = c; \beta \delta = d$$

Using this rule, determine which one of the following states are un-entangled, and which ones are entangled. For the ones that are un-entangled, determine the individual quantum states  $|\Psi\rangle_A$  and  $|\Psi\rangle_B$ :

(i)  $|\Psi\rangle = \left[\frac{1}{\sqrt{2}}|0\rangle_A|1\rangle_B + \frac{1}{\sqrt{2}}|1\rangle_A|0\rangle_B\right]$ 

(ii) 
$$|\Psi\rangle = \left[\frac{1}{\sqrt{2}}|0\rangle_A|0\rangle_B + \frac{1}{\sqrt{2}}|0\rangle_A|1\rangle_B\right]$$

- (iii)  $|\Psi\rangle = \left[\frac{1}{2}|0\rangle_A|0\rangle_B + \frac{1}{2}|0\rangle_A|1\rangle_B + \frac{1}{2}|1\rangle_A|0\rangle_B + \frac{1}{2}|1\rangle_A|1\rangle_B\right]$
- (iv)  $|\Psi\rangle = \left[\frac{1}{2}|0\rangle_A|0\rangle_B + \frac{1}{2}|0\rangle_A|1\rangle_B + \frac{1}{2}|1\rangle_A|1\rangle_B\right]$
- **88.** (a) Determine the resulting state when the *CNOT*{*A*, *B*} is applied to the following states:

(i) 
$$|\Psi\rangle = \left[\frac{1}{\sqrt{2}}|0\rangle_A|1\rangle_B + \frac{1}{\sqrt{2}}|1\rangle_A|1\rangle_B\right]$$

(ii) 
$$|\Psi\rangle = \left|\frac{1}{\sqrt{2}}|1\rangle_A|0\rangle_B + \frac{1}{\sqrt{2}}|0\rangle_A|0\rangle_B\right|$$

(iii)  $|\Psi\rangle = [\alpha|0\rangle_A|0\rangle_B + \eta|0\rangle_A|1\rangle_B + \epsilon|1\rangle_A|0\rangle_B + \zeta|1\rangle_A|1\rangle_B]$ 

for arbitrary values of  $\alpha$ ,  $\eta$ ,  $\epsilon$ , and  $\zeta$ .

(b) For the state in part (iii) of (a) above, if  $\alpha = \eta = \epsilon = \frac{1}{\sqrt{3}}$ , what is the value of  $\zeta$ ?



# Index

Note: Page numbers followed by *f* indicate figures, *b* indicate boxes, and *np* indicate footnotes.

# A

Absorption rules, 272 Acceptor impurities, 144–145 AC circuit analysis phasor method, 79 steady state, 79 AC circuits average power, 101-103 band-pass filters, 92-101 design, 197 flux linkages, 108-112 impedance matching, 107-114 impedance transformation, 113-114 power factor, 105-107 Q-factor and bandwidth, 97-101 RC filters, 88-89 high-pass, 89–90, 89f low-pass, 88f, 89 resonance, 92-101 parallel, 94–97, 94f series, 92-94, 92f RL filters, 90 high-pass, 90f, 91 low-pass, 90, 90f root mean square (RMS) values in power calculations, 103-104 sinusoidal driving functions, 80-88 admittance, 87-88 impedance and phasor relationships for R, L, and C, 85–87, 85f phasor analysis, 81-85, 82f, 84f transformers, 107-114, 109f, 111f Activation function, 455-457 Active RC filters, 248-250 Adder logic circuit, 276 Address, 279, 296 Address bus, 321 Admittance, 87-88

ADSL (asymmetrical digital subscriber line), 418np, 434, 434f ADSL lite, 434 AGP (accelerated graphics port), 322–323 AI Winter, 454 Aliasing, 366, 474 ALU (arithmetic and logic unit), 313-314, 331, 331f, 333 AM (amplitude modulation), 219 band, 414 baseband signal, 401–402, 402f broadcast frequency, 99-100 carrier signal, 399-401, 400f Amperes (A), 2 Amplification, 205 audio frequency, 224 factor, 186-187 Amplifiers. See also Op amp (operational amplifier) antilog, 248 bandwidth, 375-376, 376f bipolar junction transistor (BJT) as, 163–165, 163fcascading, 206-207, 225 Class B, 214-216, 215f combined frequency response, 205-206 comparison of, 198-199 differential (see Differential amplifier) differentiating (see Differentiators) elements of, 160-161, 160f field effect transistor (FET) as, 169-170, 170f frequency response, 200-207 gain, 185–186, 186f grounded-base, 161–162, 162f integrating (see Integrators) inverting, 232-234, 257 logarithmic, 248, 248f loss of gain

Amplifiers (Continued) at high frequencies, 203-205 at low frequencies, 200-203 noninverting, 235–236, 235*f* pulse, 208 rise time, 209-210 small-signal, 189-199 summing, 238f, 247 tilt/sag, 210 AM radio receiver, 226 audio frequency amplification, 224 components, 219, 219f mixer stage automatic gain control (AGC), 224 detector/demodulator, 222-223 IF amplifiers, 222 local oscillator, 221 RF (radio frequency) stage, 220 Analog computer, 252–255, 261 circuit diagram, 255, 255f suspension system for automobile, 252f, 254f Analog signal, 263, 264f, 361 vs. digital signals, 374np reconstruction, 363 spectrum of, 365–366, 365f Analog-to-digital converter (ADC), 251-252, 264-265, 368 AND gate, 266–268, 267f, 300–301 Angular frequency, 80 Antialiasing filter, 403–404 Antilog amplifier, 248 Apparent power, 105 Apple macOS, 343, 441 Application Specific Integrated Circuit (ASIC), 285-286 Arithmetic units, 290-291 ARM processors, 314 **ARPANET** (Advanced Research Projects Agency Network), 423np, 426-427, 431, 440 Artificial Intelligence (AI), 453, 472 neural networks and deep learning, 455–457, 458f

stochastic gradient descent (SGD), 458-459, 458f ASCII (American Standard Code for Information Interchange), 278-279, 325, 358 Assembly language, 311, 334 Associative rules, 272 Asymmetrical service, 434 Asynchronous clearing, 290 Asynchronous inputs, 283 Asynchronous ripple counter, 292, 294 Asynchronous transfer mode (ATM), 422-425 vs. TCP/IP, 431-433 Atanasoff, John, 307 Audio amplifier, 214, 224, 229 Automatic gain control (AGC), 224 Automatic volume control, 224 Avalanche mechanism, 132*np* Average power, 101–103

# В

Band-pass, 206, 211 Band-pass filter, 250 Bandwidth, 97-101, 205, 393-394 definition, 99-100, 374 of digital signals, 377–379, 378f efficiency, 379 of signals, 374-375 of speech, 473 of systems, 375-377 for TV, 445, 447f Baseband definition, 362np signals, 374–375, 401np Battery, 15–19, 17f Battery backup system, for electronic clock, 129b, 129f Baud, 473 BCD. See Binary-coded decimals (BCD) 2B + D access, 384, 419–420 Beat frequency, 221 Beat note, 221np Bias, 455 Biasing

fixed-current, 168–169 forward, 148–149, 149f of MOSFETs, 172 reverse, 150 Biasing resistor, loss of gain, 172–175 Big data, 309 Binary numbers, 265-266, 335, 357 signal, 265-266 word, 265-266 Binary-coded decimals (BCD), 278-281, 292 Binary logic, 355 B-ISDN (broadband ISDN), 422-425, 471 BJT (bipolar junction transistor), 152–155, 152f, 193–198, 194f, 196f Black-white TV, 445–448 Bluetooth, 329 Boltzmann's constant, 150 Boolean algebra, 266, 271-275, 355 Boolean logic, 266 Boot code, 318 Bootstrap program, 345 Branch, 33–34 BRI (Basic Rate Interface), 419-420, 420f Browsers, 441-444 BTU (British thermal units), 116 Buffering, 236-237 Bursty data, 421-424, 472 Bus, 265-266, 342np, 471 address, 321 bottleneck, 342-343 control, 321 data, 321, 333 EISA (Enhanced Industry Standard Architecture), 322 ISA (Industry Standard Architecture), 322 Byte, 265-266, 334

#### С

C++, 311, 334 Cable coaxial, 383*f*, 385 fiberoptic, 385–386, 477 Cable modem, 437–438 Cable TV (CATV) network, 438 Cache memory, 297, 342–343 Capacitors, 9-12, 10f, 12f, 124-125, 125f, 130 Carbon, 7 Carlton Bale's Home theater calculator, 453 Cascaded amplifier, 206-207 CCD (charge coupled device), 446 CDMA (code-division multiple access), 387-388 CD-ROM, 324 Cells, 422-423, 424np Channel bandwidth, 376, 393 Channel capacity/information capacity, 390-396 Characteristic impedance, 380-383 Chart recorder, 188 Chassis ground, 176np, 177 Chips, 355 8086 family, 307 Circuit frequency AC, 101 microwave, 101 RF (radio frequency), 101 Circuits adder, 276 combinational logic, 266, 276-281 elements batteries, 15–19, 17f capacitors, 9-12, 10f, 12f current source, 20–21, 20f inductors, 12–15, 14–15f resistors, 7–9, 8f voltage sources, 20-21, 20f full adder, 277-278, 278f half-adder, 276–277, 276–277f phasor equivalent, 84-85, 84f radio frequency (RF), 101-107 RC, 37–39 response, 63–70 RL, 41-43, 41f RLC node voltage, solutions for, 47-55 parallel, 44-47, 44f, 55-58

Circuits (*Continued*) series, 58-63 sequential logic, 281-295, 282np, 301 series and parallel, 22–26, 22–24f Circuit switching, 421–422 Circuit theory, 1, 27–28 Clamping, 130–131, 130–131*f* Class A amplifier, transformer-coupled, 211-214, 213f Class B complementary amplifiers, 216–218, 217f push-pull amplifiers, 214-216, 215f, 230 Clipping circuit, 128, 128f Clamping circuit, 130–131, 130–131f Clock, 315 cycles, 288, 315 signal, 266, 281-283, 315 Clocked flip-flops, 283 Clocked RS flip-flop, 284, 284f Cloud computing, 350-351 CMOS (complimentary metal oxide semiconductor), 175, 267-268 CMRR. See Common-mode rejection ratio (CMRR) CNOT gate, 464-466 Coaxial cable frequency response, 383f, 385 incident and reflected waves, 381f Code-division multiplexing, 413np Coder-decoder/codec, 403-404 Code words, 357 Coincident decoding, 299-300 Color monitor, 325-327 Color TV, 448-450 Combinational logic circuits, 266, 276-281 Comcast, 437-438 Common-mode rejection ratio (CMRR), 241-243, 257 Common-mode voltage, 241 Commutative rules, 272 Comparator analog-to-digital, 251-252 open-loop mode, 250–251, 251f Complementary-symmetry amplifier, 216, 217f, 230

Complex number, 81-82 Composite RAM, 317 Compression, signal, 405-407, 406f, 451-452 Computational science, 308–309, 309np Computers, 309–310 analog, 252-255, 261 architecture, 313, 313f buses, 320-323 clock, 315 connection to external devices, 329-331 CPU. 313-314 digital communication and, 355-356 input-store-output instructions, 339, 340f interfaces, 318-320 interrupts, 320 peripherals, 324-329 power of, 308-312 programming languages, 311–312 RAM, 316–317 ROM, 318 uses, 308-309 Computer science, 309np Conductance, 5, 87 Conduction in doped semiconductors, 145-146 silicon, holes and electrons in, 143, 143f Conductivity of copper, 142np of porcelain, 142np of silicon, 142*np* Contact potential, 141 Continuous spectrum, 363-365 Control bus, 321 Controllers, 310, 343-348, 353 Control unit, 332 Convention, 198*np* Converter, analog-to-digital, 251-252 Corner frequency, 202-203 Coulombs (C), 2 Coulomb's law, 2 Counters, 291 asynchronous ripple, 292 decade, 292-294, 293f modulo-8, 291-292 modulo-10, 292

synchronous, 294–295, 295f three-stage ripple, 291f Covalent bonds, 141–142 C program, 311 CPU (central processing unit), 288, 313-314, 351 buffering, 333 components, 331, 331*f* functions, 332 instruction cycle, 316f CPU-RAM interface, 319-320 Cramer's rule, 36 Cross-entropy loss, 458 Crossover cables, 329 CRT (cathode ray tube), 108, 325, 359, 445-446 CRT monitors, 325 Crystal oscillator, 315np Current, 3-4 amplitude, 82 input bias, 257 sources, 20-21, 20f voltage source equivalent, 21–22, 21f and voltage waveforms in 1 H inductor, 14, 15fCurrent divider circuit, 25–26, 25*f* Current-to-voltage converter, 258 Cut and try technique, 169 Cutoff frequency, 202, 366

# D

Damping coefficient, 51, 53 Data bus, 321, 333 Data compression, 406 Datagrams, 422–423, 425–426 Data link layer. *See* Network access layer dBm, 199*np* DC circuit design, 185, 197 Decade counter, 292–294, 293*f* Decibel (dB), 358*np* for gain, 199–200 of sound, 472 Decoders, 278–280, 279*f* Decoding, 298–299 coincident, 299–300 Deep learning neural networks, 457 Delay (D) flip-flops, 285-286, 285f Demodulation, 419np Demodulator stage, 222–223, 223f DeMorgan's theorems, 271f, 272, 300-301 truth tables, 272 DE MOSFET, 159, 172 Demultiplexing, 415-416, 477 Detector, 222-223 Dielectric constants, 9-10, 9np Differential amplifier EKG, 244–245, 244f external feedback circuitry, 240, 240f interference signals, 243-245, 244f output voltage, 242–243 practical vs. ideal, 241-243 Differential equation, linear, 81-82 Differential-mode gain, 241 Differential mode signal, 240-241 Differentiators, 246-248 Digital bandwidth, 394 camera, 264-265 color TV, 450-453 delay line, 289 displays, 278–280 Digital communication advantages, 373-374 asynchronous transfer mode (ATM), 422-425 bandwidth, 374 of digital signals, 377–379, 378f of signals, 374–375 of systems, 375-377 broadband ISDN, 422-425 circuit switching, 421–422 DSL (digital subscriber line), 433-435 Ethernet, 438–439 Internet, 440-444 ISDN (Integrated Services Digital Network), 417-421 modems, 435-436 modulation, 399-413 multiplexing, 413-417 noise, 396-399

Digital communication (Continued) packet switching, 421-422 routers, 436-438 signal-to-noise ratio, 388–396 transmission channels, 379-388 transmission control protocol/internet protocol (TCP/IP), 425-431 Digital electronics, 40-41 Digital signals, 263-264 advantages, 264 vs. analog signal, 264f, 374np bandwidth, 377-379, 378f compression of, 405-410 representation, 265-266 Digital-to-analog converter (DAC), 238, 238f, 264-265 Digitization definition, 396-397 noise created, 396-399 Dimensions, 1-2 Diodes, 121, 137-138, 223np charging current, 138 equation, 150-152 ideal and practical, 121-122, 122f varactor, 96 Direct-coupled amplifiers, 202-203 Discrete spectrum, 363-365 Disk drives, 316, 344*f* Distributive rules, 272 Divide-by-eight circuit, 292 Divide-by-four ripple counter, 306 DMA (direct memory access), 343-345 Donor impurities, 144 Doped semiconductors, conduction in, 145 - 146Dopents, 144 DOS (Disk Operating System), 345-346 Double clocking, 342*np* Double-sideband transmission, 374-375 Downstream traffic, 434 DRAM (dynamic RAM), 342np Drivers, 343-348 DSL (digital subscriber line), 384, 417, 433-435 DSL modems, 437 DVD, 297, 324

### Ε

Earth ground, 177 Eckert Jr., Presper, 307 Edge, 441-442, 444, 472 Edge-triggered flip-flops, 285 Edge-triggering, 315 EEPROM, 318 8-bit processor, 314 8K television, 453, 472 8VSB (8-level vestigial sideband modulation), 395 EISA (Enhanced Industry Standard Architecture), 322 Electric charge, 2 Electric field, 2, 3*f* Electrocardiogram (EKG) amplifier, 244-245, 244fElectromagnetic (EM) waves, 219–220 Electromotive force (emf), 16, 19 Electron, 460-461 beam, 359 in magnetic field, 461f, 462 quantum state, 461, 464 ELM, 443-444 E-mail, 443-444 Emitter follower, 198–199, 217np Encoders, 278-280 Entangled state, 464 Entanglement, 464 Entropy, 407–410 EPROM (Erasable Programmable ROM), 297, 300, 318 Equation of motion, 462 Ethernet, 428-429, 438-439, 442, 471 Ethernet card, 319 Ethernet socket, 329 Eudora, 443-444 Euler's identity, 49 Exclusive or gate, 277, 277f Extrinsic semiconductors, 144

# F

Farad (F), 9–10 Faraday's law, 108–109, 110*np* FCC (Federal Communication Commission), 376–377, 450 FET (field effect transistor), 156–158, 156f, 179, 189 amplifier, 190–191, 191*f* as amplifier, 169–170, 170f equivalent voltage-source model, 189-190, 190f input impedance, 203 junction FET (JFET), 159 metal-oxide-semiconductor FET (MOSFET), 159 *n*-channel junction, 156–157, 156*f* Ohmic region, 157 saturation region/constant current region, 157 small-signal model, 189–190, 190–191f transfer characteristics, 159, 159f Fetch-decode-execute sequence, 331-332, 339 Feynman, Richard, 460 Fiber internet, 417 Fiberoptic cable, 385-386, 477 Field electric, 2, 3f force, 2 magnetic, 12-13, 243-244 File management, 344np Filtering low-pass, 404-405 ripple voltage and, 126-127 Filters, 88-91 active band-pass, 250 active high-pass, 250, 250f active, low-pass, 249-250 antialiasing, 403-404 band-pass, 92-101 high-pass and phase lag network, 89-90 high-pass and phase lead network, 89-90 passive, low-pass, 248 rectifier, 124-126 voltage gain, 93, 93f Firewire (IEEE 1394), 323 First mile, 437np 5G Internet, 392-393 Flash memory, 297, 316 Flip-flops, 281–283 with CLEAR and PRESET, 284, 284f clocked, 283

delay (D), 285–286, 285f edge-triggered, 285 JK, 286–287, 286–287f positive-edge-triggered, 285-286 T, 286np, 291, 293f truth table, 282f Flux linkage, 108–112 FM (frequency modulation), 220, 400f, 402-403 FM band, 414 FM broadcast frequency, 99-100 Foot-pounds (ft.-lb.), 72 FORTRAN, 307, 311-312, 312f 4G Internet, 392–393 4G LTE (Long Term Evolution), 413 Fourier series analysis, 207–208 Fourier transforming, 393*np* Frames, 415-416, 422-423, 428np Framing signal, 415*np* Franklin, Benjamin, 4 Frequency, 80np angular, 80 beat/heterodyne, 221 corner/cut-off/half-power, 88-89, 202, 366 intermediate, 221-222 multiplexing, 401-402 UHF, 105 Frequency-division multiplexing, 414, 414f, 477 Frequency response amplifier, 200-207 of cables, 257, 383f of filters, 114, 249-250 resonant circuit, 100f Frequency spectrum definition, 363-365 of speech signal, 366–367, 367f Full adder logic circuit, 277-278, 278f Full-wave rectifier, 123–124, 124*f* 

#### G

Gain, 88*np* decibel notation, 199–200 differential-mode, 241 high-frequency, 203–204 low-frequency, 202 midband, 200

Gain (Continued) open-loop, 231-232 voltage amplifier, 185–186 Gain-bandwidth product, 256 Gate cutoff voltage, 156–157 Gates, Bill, 307 Gates, 266 AND, 266–268, 267f NAND, 270–271, 271f NOR, 270–271, 271f NOT, 266, 269–270, 269f OR, 268, 268f Gauss' law, 146–147 Germanium, 141-142 Gigabit Ethernet, 439 Glass fiber, 385 Gmail, 443-444 Google's Android, 441 Graphical user interface (GUI), 307 Ground symbol, 176, 177f

#### Н

Half-adder logic circuit, 276–277, 276–277f Half-power frequency, 88-89, 202 point, 98-99 Half-wave rectifier, 122-123, 122f Hamiltonian, 461-462 Handshaking, 352, 425np Hard drives, 324-325 Hardware, 308 Hartley-Shannon Law, 390-391 Haswell chips, 314 HDMI (High Definition Multimedia Interface), 330-331 HDSL (high-bit-rate digital subscriber line), 434 HDTV (high-definition television), 264, 372, 452-453, 473 Henry (H), 13 Hertz, 80*np* Heterodyne frequency, 221 Hexadecimal number, 334 Hexadecimal system, 302 Hex numbers, 334–336

Hidden layers, 457, 457fHi-fi audio amplifiers, 202–203 High-frequency cutoff, 204 High-level languages, 311, 334 High-pass filters, 250, 250fRC filters, 89–90, 89fRL filters, 90f, 91 Hit ratio, 342npHole-electron pair, 142 Horsepower (HP), 72 HTML (HyperText Markup Language), 440–442 HTTP (HyperText Transfer Protocol), 425–426, 440 Hyperterminal, 443–444

# I

IBM, 307, 343 IBM-compatible PC, 307 IC (integrated circuits), 355 Ideal amplifier amplification factor, 187 characteristics, 225 source and load, 188, 188f Thevenin's circuit, 186–187, 187*f* Ideal band-pass curve, 375-376 Ideal differential amplifier, 241 Ideal sampling train, 363 Identity, Euler's/DeMoivre's, 81-82 IDSL, 435 Impedance, 83 input, 234 matching, 107–114 transformation, 113-114 Induced emf, 243-244 Inductors, 12–15, 14–15*f* Information, 407-410 quantity of, 356 rate of transmission, 360 speech signal, 358–359, 358f teletype machine, 357–358 television signal, 359-360 traffic light, 357 Information rate, 360 of HDTV, 473 of light display, 473

Information revolution. See Third revolution Information super highway, 355–356 Input bias current, 257 Input impedance, 234 BJT, 198 FET, 179, 203 for voltage follower, 236 Input offset voltage, 257 Inputs, asynchronous, 283 Instruction decoder, 332 Instruction register, 332 Instrumentation amplifier, 245 Integrators, 246–248, 247f INTEL 4004, 310 Intel Core, 314 Intel Corporation, 307 Intel 8088 microprocessor, 337 Interfaces, 318–320 Interference signals, 243–245, 244f Interlaced scan, 453np Intermediate frequency (IF) amplifiers, 222 definition, 221 Internet, 307, 440-444, 472 definition, 425–426 as packet delivery system, 426-427 Internet Explorer, 444, 472 Internetworking, 425-426 Interrupts, 320 Intrinsic semiconductors, 141-143 Inverting amplifier, 232-234, 257 Inverting summer, 238-240 I/O bus, 321np, 331 I/O (input/output) devices, 310-311 iOS, 441 IP datagram packet switching, 425-426 IP packets, 423-426 IP routers, 426–427 IP telephony. See Voice over Internet Protocol (VoIP) ipv6LowPAN, 329 Iron-core transformer, 108–109, 109*f*, 111 ISA (Industry Standard Architecture), 322 ISDN (Integrated Services Digital Network), 384, 417-421, 471

broadband, 422–425 principles of, 419–420, 420*f* types, 419 ISP (Internet service provider), 418, 437–438, 440

### J

Java, 311 JK flip-flops, 286–287, 286–287*f* Joules (J), 1–2 Joule's law, 5–6, 15 JPEG, 410 Junction field effect transistor (JFET), 159, 182

# Κ

Kernel, 348, 353 Keyboards, 325 Kilobytes (KB), 336*np* Kilowatt-hour (kWh), 72 Kirchhoff's laws, 6–7 current, 7, 72 voltage, 18, 22–24, 81, 167  $k \times 2^k$  decoder, 298–299

# L

Last mile, 418-419, 437np Latch, 282 Laws of electromagnetism, 460-461 LCD monitors, 325-328, 326-327f Lead and lag, 84-85 Leading-edge triggered flip-flop, 283 Light-emitting diodes (LEDs), 146np, 281 Lightning rod, 177 Limiters, 129 Linear addressing, 299–300 Linear differential equation (LDE), 81-82 Linux, 441 Liquid-crystal displays (LCDs), 281, 325, 327-328 Load resistance, 186-187, 192, 197 resistor  $(R_{\rm I})$ , 17–18 Local area networks (LANs), 403-404, 421-422, 425-426, 439f Local exchange/central office, 419-420

Local oscillator, 221 Logarithmic amplifier, 248, 248f Logic circuits, 302 adder, 276 full adder, 277–278, 278f half-adder, 276-277, 276-277f sequential, 281–295, 282np Logic, combinational, 266–275 Logic gates, 266, 356 Logistic regression, 455-456 Look-up tables, 297 Loop equations, 33-36, 35fLoss function, 458 Lossless compression, 410, 451-452 Lossy compression, 410, 451–452 Low-frequency gain, 202 Low-pass filter, 88f, 89, 248, 249f, 260, 366, 366f Low-pass RL filters, 90, 90f

#### М

Machine language, 334 Machine learning, 454, 472 Macintosh, 307 Macintosh OS, 346 Mac OS, 444 MacOS X, 346 Magnetic field, 12–13 electron in, 461*f*, 462 as source of interference, 243-244 Magnetic flux, 109, 109f Main memory, 316 Matching, impedance, 107-114 Mauchly, John, 307 Maximum power transfer, 113-114 Maximum power transfer theorem, 31-33 MC68000, 314 Megabyte (MB), 336np Memory, 295, 296f addressing, 336-341 cache, 297, 342-343 flash, 297 nonvolatile, 296-297 RAM, 297–298, 299f read-and-write, 296

read-write, 316 ROM, 297-298 virtual, 316–317, 350 volatile, 296-297 Mesh equations, 33-36, 34fMessenger, 443-444 Metal-oxide-semiconductor field effect transistor (MOSFET), 159 biasing of, 172 depletion-mode, 159 enhancement-mode, 159 Microcomputers, 309-311 Microcontrollers, 309-311 Microprocessors, 309-310, 331f, 356 Microsoft's Windows, 343, 347, 441 Midband, 200, 205-206 Midband gain, 200, 205-206 MIDI (musical instrument digital interface), 309-310 Milliamperes (mA), 152 Minimum holding current, 135-136 MMU (memory management unit), 316-317 MMX (multimedia extensions), 342 Modem, 329, 384, 435-436, 442-443 cable, 437-438 DSL, 437 types, 435np Modulation, 219-220, 399, 419np AM, 399-402 FM, 402-403 PCM, 403-405 Modulo-7 counter, 293, 294f Modulo-8 counter, 291-292 Modulo-10 counter, 292 Modulo-16 counter, 295, 296f Modulo-4 ripple counter, 306 Monitors, 325-328 Moore's law, 342np Motorola 68040 processor, 315 MPEG-2, 395-396, 410, 451-452 MPEG-4, 451*np* Multi-layer neural network, 457, 458f Multiplexing definition, 413-414

frequency-division, 414, 414*f*, 477 quadrature, 411 T-1 carrier system, 414*f*, 416–417 time-division, 414–416, 414*f* Multiplier, 248 Multitasking, 349 Multithreaded user interface, 349 Multitransistor, 231 MYCIN, 453–454

#### Ν

NAND gate, 270-271, 271f, 275f, 300-301, 466 Negative feedback, 240, 256np Netscape Navigator, 444, 472 Network access layer, 427, 428f Networking connectivity, 329 Network Interconnection Card (NIC), 329 Network layer, 427, 428f Network simplification, 26-33 equivalence, 27 maximum power transfer and matching, 31-33, 31f Norton's theorem, 29–31, 30f superposition, 27-28 Thevenin's theorem, 28–29, 28f Neural networks, 455-457, 457f, 459f, 479 Neurons, 455 Newton-meter (N-m), 72 Newton's second law, 1 90° degree phase shift, 11 Node, 423*np* definition, 7 equations, 33-34 network, 423 voltage, 33, 45 Noise created by digitization, 396-399 quantization, 398 Noninverting amplifier, 235–236, 235f Noninverting summer, 239, 239f Non-volatile memory, 296-297, 318 NOR gate, 270-271, 271f, 300-301 Norton's equivalent circuit, 189-190 Norton's theorem, 29–31, 30f

NOT gate, 266, 269–270, 269*f*, 300–301 N-qubit quantum computer, 467 NTSC (National Television Standard Committee), 372, 445 *n*-type semiconductors, 144–145 Nyquist criterion, 356, 362 Nyquist rate, 363*f*, 365–366 Nyquist's theorem, 396*np* 

#### 0

Object-oriented design, 350 Ohm. 5 Ohm's law, 4-5, 8, 24, 136-137, 142-143 1-bit memory, 319-320 1-bit memory cell, 296 Op amp (operational amplifier), 231 active RC filters, 248-250 analog computer, 252–255, 254–255f circuit diagram, 258, 258f comparator, 250-251 designing, rules for, 256 differential amplifier, 240-245 differentiators, 246–248, 246f digital-to-analog converters, 237-240 equivalent circuit (open-loop), 231–232, 232f integrators, 246–248, 246f inverting amplifier, 232-234 limitations, 256 logarithmic amplifier, 248, 248f noninverting amplifier, 235–236, 235f subtracters, 237-240 summers, 237-240 voltage gain, 231 Open-loop/open-circuit gain, 186np, 188, 231-232 Open System Interconnection (OSI) model, 429-431, 430f Operand, 339–342 Operation code, 339-342 Optical fibers, 385-386 OR gate, 268, 268f, 300-301 OS (operating system), 351, 441-444 characterization, 343 DOS, 345-346

OS (operating system) (Continued) Mac, 346 Microsoft's Windows, 347 performance, 345 stability, 349-350 UNIX, 347-348 Oscillation frequency, 462 Oscillator, 1, 43 crystal, 315np local, 221 OS code, 318 Outlook, 443-444 Output voltage for differential amplifier, 242-243 for summer, 238 two-stage amplifier, 206-207 Oversampling, 474

# Ρ

Packets, 422-423 Packet switching, 421–423, 471 Parallel circuits, 22–26, 24f Parallel communication, 323 Parallel in-parallel out storage register, 290-291 Parallel in-serial out shift register, 290-292, 290f Parallel resonance, 94–97, 94f Parallel transmission, 265-266 Passive LCD displays, 325-327 Passive, low-pass filter, 248 PBX (private branch exchange), 384 PC (personal computer), 307. See also Computers PCI (Peripheral Component Interconnect), 322, 329-330 PCM (pulse-code modulation), 263, 371-372, 384, 396-397, 400f, 470 advantage, 403-404 process, 403f, 404-405 PCmail, 443-444 PCS (personal communication service), 387-388, 477 Pentium, 307, 314 Period, 80np Peripherals, 319, 324-329 Permeability of free space, 379-380

Permittivity of free space, 379-380 of silicon, 146–147 Phase in. 80 out of, 80 Phase shift, 90° degree, 11 Phase velocity, 385 Phasor analysis, 81-85, 82f, 84f steps in, 81 Picoamperes (pA), 151–152 Picofarad (pF), 9–10 PINE, 443-444 Pixels, 325–327, 445 Planck's constant, 462 Plug-and-play, 323 pn-junction, 141 and diode, 146–152, 151f and transistor, 152-159 Polarity convention, 6-7, 23-24 Polarization, 325-327 Ports, 323 Positive-edge-triggered flip-flop, 285-286 Potentiometer, 25-26, 136-137 POTS (plain old tele-phone service), 418–419, 421, 442-443 Power, 4 apparent, 105 average, 101-103 factor, 105-107 gain, 89*np* instantaneous, 101 Power amplifier, 185, 186*f*, 211 Class A, 211–214, 213f Class B, 214-216, 215f efficiency, 214, 216 load line, 212, 216 PPP (Point-to-Point Protocol), 428-429, 443-444 Practical amplifier, 185, 242–243 Practical differential amplifier, 241 Preamplifier, 224, 227 Preemptive multitasking, 349 Prefiltering, of signal, 366 ProComm, 443-444 Program counter, 332–333 Programmable logic devices (PLDs), 338

Program memory, 339–342 Programming languages, 311–312, 351 PROM (Programmable ROM), 297, 300 Propagation delays, 294 Protected memory, 349 Protocol, 425npp-type semiconductors, 144–145 Pulse amplifiers, 208 Pulse-amplitude-modulated (PAM) signal, 404-405, 474 Pulse dispersion, 385, 477 Push–pull power amplifier, 214–216, 215*f*, 229 Python, 311

# Q

QAM (quadrature amplitude modulation), 395-396, 411-413, 449-450 bit-rate of system, 412–413 4-QAM, 412f 16-QAM, 412f 256-OAM, 412 Q-factor, 97-101 Q-point, 167, 193 approximate method, 171–172 Class A amplifiers, 212 Class B amplifiers, 215f, 216 definition, 165 Quadrature multiplexing, 411 Quality of service (QoS), 426-427 Quantization, 370–371, 396–397 **Ouantization intervals**, 396–397 Quantization noise, 398 Quantizing errors, 398 Quantum bit/qubit, 463 Quantum computers, 459-470, 472 application, 468–470 concept of, 460 definition, 468 vs. digital, 459 simplified, 467*f* universal, 466*f* Quantum state, 461-462, 469-470

#### R

Rabe frequency, 462 Rabi oscillation, 463, 463*f*  Radio continuously-tuned, 96 frequency (RF) wave, 399-401 receiver (see AM radio receiver) Radio frequency (RF), 220, 399-401, 400f RAM (random access memory), 297, 316-317 array and decoder, 300f composite, 317 interface between CPU and, 318f 1-bit memory cell, 297, 298f 16-bit memory cell, 298, 299f Random magnetic surface, 324np Raster lines, 358f, 372, 448-449 Rayleigh's criterion, 386–388 RC circuits, 37–39 RC filters, 88-89 active, 248-250 high-pass, 89–90, 89f low-pass, 88f, 89 RDSL (rate-adaptive digital subscriber line), 435 Reactance, 83 Read-write memory, 316 Receiver, AM, 219-224 Rectification full-wave rectifier, 123–124, 124*f* half-wave rectifier, 122-123, 122f ideal and practical diodes, 121–122, 122f rectifier filters, 124-126 ripple voltage and filtering, 126–127 voltage doubler, 127, 128f Rectifiers, 121 equation, 150–152 filters, 124–126 full-wave, 123–124, 124f half-wave, 122–123, 122f silicon-controlled, 135-137, 135f Red, green, blue (RGB) signal, 448, 450 Reflection coefficient, 380–383 Register, 296, 311–312. See also Shift registers Residential wiring, 177–178, 178f Resistance, 83 Resistivity, 4–5, 5*f* Resistors, 5–9, 8f higher-resistance, 7 low-resistance, 7

Resonance, 114 definition of, 92 parallel, 94–97, 94f series, 92-94, 92f Resonant frequency, 47, 114 Reverse saturation current, 150-151 Right-shifting register, 289 Ripple delay, 306 Ripple voltage, 126–127 Rise time, 209–210 RLC circuits, 43-70 critically damped case, 48, 51, 70 lossless/undamped case, 54-55 node voltage, solutions for, 47-55 overdamped case, 47–48, 48f, 50, 70 parallel, 44–47, 44f, 55–58 with current source, 63-64, 63fseries, 58-63 slightly underdamped case, 53-54 underdamped case, 48-49, 51-53, 70 RL circuits, 41–43, 41f RL filters, 90 high-pass, 90f, 91 low-pass, 90, 90f ROM (read-only memory), 297-298, 300, 318 Root mean square (RMS), 103-104 Routers, 423-425np, 436-438 Routing, 424np RSA cryptography scheme, 460 RS flip-flop, 296, 305 RTP (real-time transfer protocol), 428-429

#### S

Sampling frequency, 370–371, 371*f* for telephone signal, 478 Sampling process digital signal, 396–397, 397*f* speech signal, 362–363 Sampling theorem, 362 Sandy Bridge, 314 Schroedinger equation, 461–462 SCSI (Small Computer System Interface), 323, 329–330 SDSL (symmetric digital subscriber line), 435, 442–443 Secondary memory, 316 Self-biasing transistor amplifier, 165–168, 166f Semiconductors doped, conduction in, 145-146 extrinsic, 144 hole and electron conduction, 141–146, 143f intrinsic, 141-143 *n*-type, 144–145 *p*-type, 144–145 Separation, 203-204 Sequential logic circuits, 266, 281–295, 282np, 301 Serial communication, 323 Serial in-parallel out shift register, 288-289, 289f Serial in-serial out shift register, 288-291 Serial transmission, 265-266 Series circuits, 22–26, 22–23f Series resonance, 92–94, 92f Seven-segment decimal display, 281, 281f Shannon, Claude, 355 Shannon's fundamental theorem, 391-392 Shift registers, 287–288 parallel in-serial out, 290-292, 290f serial in-parallel out, 288–289, 289f Siemens (S), 5 Signal, 79np amplifier, 185-186 bandwidth, 374-375 binary, 265-266 compression, 451–452 differential mode, 240-241 interference, 243-245, 244f speech, 358-359, 358f, 361-369 television, 359-360 Signal-to-noise ratio (SNR), 388, 389f channel capacity, 390-396 in decibels, 389 higher frequencies, 392-396 Signal to quantization noise ratio (SQNR), 398 Silicon, 141–142, 142*f* conduction by holes and electrons in, 143, 143f Silicon-controlled rectifiers (SCRS), 135-137, 135f

SIMD (Single Instruction Multiple Data), 314 Single-chip computers, 309-310 Single neuron model, 455–456, 456f Single qubit operations (SOO), 466, 466f Single sideband (SSB) modulation, 446–447 Single-stage amplifier, 185 Sinks. 6–7 Sinusoidal driving functions, 80-88 signal, 392f voltage, 80 voltage response, 54–55, 54f 16-bit controllers, 310 16-bit processor, 314 16-bit shift register, 287–288 64-square checkerboard, 472 Sixty-four kilobytes (64 KB), 336–338, 337f Skin effect, 383np Slew rate limit, 257 SLIP (Serial Line Internet Protocol), 428-429, 443-444 Slots, 415-416 Small-signal model BJT (bipolar junction transistor), 193–198, 194*f*, 196*f* FET(field effect transistor), 189-199, 190-191f SMTP (Simple Mail Transfer Protocol), 425-426 Software, 308 Source code, 406 equivalence, 21-22, 21f ideal, 15-16 independent, 15-16 transformation, 21–22, 21f voltage and current, 20-21, 20f Space-division multiplexing, 413np SPDT (single pole, double throw) switch, 269 Speakers, 113–114, 113f Spectral efficiency, 379, 395, 479 Speech signal, 358–359, 358f, 361 analog, reconstruction, 363 dynamic range, 358, 358f frequency spectrum, 366–367, 367f

information rate, 369-371 quantity of information, 358 sampling process, 362-363 SPICE (Simulation Program with Integrated Circuit Emphasis), 33 SPST (single pole, single throw) switch, 269 Square-wave generators, 208 Square-wave testing, 211, 229 Standard definition TV, 452-453 Status bits, 333 Status register, 333 Steady-state AC analysis, 79 Stepper motor, 324-325 Step-voltage, 229 Stochastic gradient descent (SGD), 455, 458-459 Stored program concept, 308 Straight-through cables, 329 Stray capacitances, 203–204, 204f Streaming media traffic, 421-422 Subtracting amplifier, 238, 238f Summing amplifier, 238f, 247 Summing point, 233–235, 256 Superheterodyne, 221, 226 receiver, 219, 219f, 222 Superposition, 27–28 Susceptance, 87 Switch, 424np closing and opening, 265, 265f on-off, 267-268 SPDT, 269 SPST, 269 Switching gates, 266 Symmetrical service, 434 Symmetric multiprocessing, 349 Synchronous counters, 294–295, 295f Synchronous inputs, 283 Synchronous transfer mode (STM), 422-423

#### т

Tank circuit, 94–95 T-1 carrier system, 414*f*, 416–417, 478 TCP/IP. *See* Transmission control protocol/ internet protocol (TCP/IP)

TDMA (time-division multiple access), 387-388 Telecommunications, 264 Telephone speech signals, 367-368 Teletype machine, 357–358 information rate, 361 quantity of information, 357 Television signal, 359-360 information rate, 371-372 horizontal direction, 372-373 vertical direction, 372 maximum frequency, 475 quantity of information, 360 Telnet, 428-429 Temperature transducer, 188, 369 Temporary register, 333 Terminal nodes, 423np noninverting, 235 Tesla (T), 112 Thevenin's circuit, 186-187 Thevenin's equivalent circuit, 187f, 189–190 The venin's resistance ( $R_{\rm Th}$ ), 32–33, 43 Thevenin's theorem, 28–29, 28f, 186–187 Thevenin's voltage, 43 Third revolution, 307 32-bit processor, 314 32-bit word, 288 Three-stage ripple counter, 291f Thyristor, 135–136 Ticker tape, 357 Tilt/sag, 210 Time constants, 39–41 Time delay, 294 Time-division multiplexing (TDM), 264-265, 414–416, 414*f* of N voice channels, 415–416, 415f telephone voice channels, 415np, 416f Time-domain multiplexing, 374 Time-domain signals, 363-365, 364f, 474 Time slice, 349 T input, 286*np* Toolbox modules, 346 Tracks, 324-325 Traffic light, 357 encoding of states, 405, 405f

information rate, 361 quantity of information, 357 Trailing-edge triggered flip-flop, 283 Transconductance, 158, 189, 192 Transducer, 236–237 Transfer characteristics, 216-217 Transformer-coupled Class A power amplifier, 211-214, 213f Transformers, 107-114, 211-212 ideal, and flux linkage, 108-112 iron-core, 108–109, 109f television flyback, 108 Transients, 36-43, 42f Transistor, 205, 355 as amplifier, 160–176 bipolar junction transistor (BJT), 152–155, 152f, 193-198 DE MOSFET, 159 field effect transistor (FET), 156–158, 156f, 189-192 junction FET (JFET), 159 metal-oxide-semiconductor FET (MOSFET), 159 transfer characteristics, 159, 159f grounded-base, 153–154, 154f grounded-emitter, 154–155, 154f as on-off switches, 175-176 switches, 267–268, 270f Translators, 278 Transmission bandwidth, 376 Transmission channels, 379-380 capacitance, 382-383 characteristic impedance, 380-383 coaxial cable, 381f, 385 DSL (digital subscriber line), 384 fiberoptic cable, 385-386 ISDN (integrated services digital network), 384 twisted-wire, 383-384 uses, 378 wireless transmission, 386-388 Transmission control protocol/internet protocol (TCP/IP), 425-426, 440, 472 application layer, 427 architecture, 427

vs. asynchronous transfer mode (ATM), 431-433 IP laver, 427 layered architecture, 427-429, 428-429f network access layer, 427 **Open System Interconnection (OSI)** architecture, 429-431, 430f transport layer, 427 Triac, 136-137 Triangular voltage, periodic, 104, 104f Triple redundancy sensing, 280, 280f Trunks, 384, 413-414 Truth table, 266, 302 clocked flip-flop, 284f DeMorgan's theorems, 272 for flip-flop, 282f for 2-to-4 decoder, 279f for triple redundancy sensing, 280f Tuned circuit, 94–95, 96f TV (television), 99-100 bandwidth requirement, 445, 447f black-white, 445-448 color, 448-450 digital color, 450-453 8K, 453, 472 high-definition (HD), 452–453 standard definition (SD), 452-453 Twisted-wire transmission line, 383–384, 383*f* Two-stage amplifier high-frequency equivalent circuit, 203–204, 204f low-frequency, 200-202, 201f output voltage, 206-207

#### υ

Un-entangled state, 464, 480 Uniform spectrum, 363–365 Unit gain buffer, 236–237 Units BTU (British thermal units), 116 conductance, 84–85 coulombs (C), 80 definition of, 1–2 farad (F), 9–10 foot-pounds (ft.-lb.), 72 Henry (H), 13

horsepower (HP), 72 joules (J), 1–2 kilowatt-hour (kWh), 72 milliamperes (mA), 152 mksa. 1 Newton-meter (N-m), 72 ohm, 5 picoamperes, 151–152 picofarad (pF), 9–10 siemens (S), 5 tesla (T), 112 watts (W), 2, 6 watt-second (W-s), 72 UNIVAC 1, 307 UNIX OS, 346-347 lavers, 348 user commands, 348 Unix OS, 441-442 Upstream traffic, 434 URL (Uniform Resource Locator), 440 USB (Universal Serial Bus), 323, 330

### V

Varactor (voltage controlled diode), 96 VDSL (very high-bit-rate digital subscriber line), 435 Vestigial sideband (VSB), 446-447, 451 VHF television channels, 92, 371np, 393–394 Virtual circuit (VC), 424, 431 Virtual ground, 233 Virtual memory, 316-317, 350 VLB (VESA local bus), 322 Voice over Internet Protocol (VoIP), 420-421 Volatile memory, 296-297 Voltage, 2–3 automatic gain control (AGC), 224 common-mode, 241 and current division, 25–26 in digital computer, 265, 265f divider, 25–26, 25f doubler, 127, 128f drop, 6–7 gain, 231 input offset, 257 negative feedback, 235 rise, 6-7

Voltage (Continued) sources, 20–21, 20f current source equivalent, 21–22, 21f step, 229
Voltage follower, 236–237, 237f
Voltage regulation, Zener diodes, 131–133, 132f
Voltage-to-current converter, 258

#### w

Watts (W), 2, 6 Watt-second (W-s), 72 Wave impedance, 383 Web browsers, 441–442, 444 Web pages, 422–423, 441–442 Weight matrices, 457 Wide area networks (WANs), 425–426, 440 Wi-Fi, 394, 436–437, 439 Windings primary, 108–109, 109*f* secondary, 109–110, 109*f* Windows, 324 3.1, 347 95/98, 347 2000, 347, 351 NT, 347 Wired connectivity, 329 Wireless connectivity, 329 Wireless transmission, 386–388, 387*f* WWW (World Wide Web), 307, 440

#### Х

xDSL, 434–435 Xeon processors, 314

# Υ

Yahoo, 443-444

# Ζ

Zener current, 132–134 Zener diodes, 131–132 voltage regulation, 132–134, 132*f* Zero-bandwidth signals, 374–375 Zigbee, 329 Zilog Z80, 314

# Electronics and Communications for Scientists and Engineers

*Electronics and Communications for Scientists and Engineers, Second Edition* offers a valuable and unique overview on the basics of electronic technology and the linternet. Class-tested over many years with students at Northwestern University, this useful text covers the essential topics of electronics and communications that need to be understood by students and practitioners in various engineering fields, physics, chemistry, and other applied sciences. It describes the electronic underpinnings of the World Wide Web and explains the basics of digital technology, including computing and communications, ranging from circuits, analog and digital electronics, as well as special topics such as operational amplifiers, data compression, ultra-high-definition TV, artificial intelligence, and quantum computers.

#### **Key Features**

New to this Edition:

- All chapters updated and expanded where appropriate
- New problems added throughout the text
- Updated section included on RLC circuits
- Revised and new content in Chapters 7, 8, and 9 on digital systems, showing the many changes and rapid progress in these areas since 2000

#### About the aAuthor

*Martin A. Plonus* (Ph.D., University of Michigan), Professor of Electrical and Computer Engineering, is a Fellow of the IEEE and a member of the Electromagnetics Academy. He was an Associate Editor of the IEEE Transactions on Antennas and Propagation (1968—1971), was a Director of the Center for Integrated Microelectronic Systems (1986—1989), and was a EECS Graduate Program Director of EECS Graduate Program (1989—1991). As a student, Professor Plonus worked part-time and during the summers in the production and engineering departments of Motorola, Inc., Zenith Co., and Telequip Co. From 1957 to 1961, he did research at the Radiation Laboratory of the University of Michigan on scattering and diffraction of electromagnetic waves. In 1961, he became an Assistant Professor of Electrical Engineering at Northwestern University, Evanston, Illinois. In the summer of 1963, on leave from Northwestern University, he worked at the University of Michigan Radiation Laboratory as an Associate Research Mathematician, and again in the summers of 1964, 1965, and 1966 as a Research Engineer. From 1962 to 1966, he was on the Board of Directors of the National Electronics Conference. In 1963, he was a consultant to the Western Electric Graduate Engineering Training Center in Chicago. From 1961 to 1968, he was the Faculty Counselor of the IEEE Student Branch. In 1966, he was a Secretary of the Chicago Chapter of the IEEE G-AP, in 1967—1968 he was a Chairman, and in 1968—1969 he was a Vice Chairman of this section. He is a member of the U.S. Commission B of the International Union of Radio Science (URSI).

In 1978, he published a book *Applied Electromagnetics*, and in 2001, the first edition of *Electronics and Communications for Scientists and Engineers*. He was on the McCormick Faculty Teaching Honor Roll in 1990 and guest lectured to Tau Beta Pi and to Freshman Physics Classes and chaired a departmental committee on Effective Teaching. In 1994, His interest in teaching led him in 1994 to become involved in a national project sponsored by AAHE (American Association of Higher Education) to explore peer review in teaching at American research universities.





Butterworth-Heinemann An imprint of Elsevier elsevier.com/books-and-journals

